Michael A. Salvitti

Array ( [id] => 13845493 [patent_doc_number] => 20190026231 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-01-24 [patent_title] => System Memory Management Unit Architecture For Consolidated Management Of Virtual Machine Stage 1 Address Translations [patent_app_type] => utility [patent_app_number] => 15/658179 [patent_app_country] => US [patent_app_date] => 2017-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 14515 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -26 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15658179 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13845483 [patent_doc_number] => 20190026226 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2019-01-24 [patent_title] => METHODS AND APPARATUS TO MANAGE INTERMITTENTLY CONNECTABLE STORAGE MEDIA [patent_app_type] => utility [patent_app_number] => 15/658177 [patent_app_country] => US [patent_app_date] => 2017-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 15441 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -21 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15658177 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 16065319 [patent_doc_number] => 10691609 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2020-06-23 [patent_title] => Concurrent data erasure and replacement of processors [patent_app_type] => utility [patent_app_number] => 15/657546 [patent_app_country] => US [patent_app_date] => 2017-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4285 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15657546 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12155675 [patent_doc_number] => 20180026940 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-01-25 [patent_title] => 'UPDATING ADDRESS MAPPING FOR LOCAL AND NETWORK RESOURCES' [patent_app_type] => utility [patent_app_number] => 15/657418 [patent_app_country] => US [patent_app_date] => 2017-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7684 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15657418 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12161170 [patent_doc_number] => 20180032436 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-02-01 [patent_title] => 'MULTIPLE CHANNEL CACHE MEMORY AND SYSTEM MEMORY DEVICE UTILIZING A PSEUDO-MULTIPLE PORT FOR COMMANDS AND ADDRESSES AND A MULTIPLE FREQUENCY BAND QAM SERIALIZER/DESERIALIZER FOR DATA' [patent_app_type] => utility [patent_app_number] => 15/657972 [patent_app_country] => US [patent_app_date] => 2017-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3757 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15657972 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13556173 [patent_doc_number] => 20180329634 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-11-15 [patent_title] => OBJECT OVERLAY FOR STORAGE-AREA NETWORK (SAN) APPLIANCES [patent_app_type] => utility [patent_app_number] => 15/591169 [patent_app_country] => US [patent_app_date] => 2017-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3788 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -13 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15591169 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13556561 [patent_doc_number] => 20180329828 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-11-15 [patent_title] => KERNEL-ASSISTED INTER-PROCESS DATA TRANSFER [patent_app_type] => utility [patent_app_number] => 15/591469 [patent_app_country] => US [patent_app_date] => 2017-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6952 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15591469 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12053204 [patent_doc_number] => 20170329548 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2017-11-16 [patent_title] => 'Processor for Realizing at least Two Categories of Functions' [patent_app_type] => utility [patent_app_number] => 15/591205 [patent_app_country] => US [patent_app_date] => 2017-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4366 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15591205 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 15198105 [patent_doc_number] => 10496547 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2019-12-03 [patent_title] => External disk cache for guest operating system in a virtualized environment [patent_app_type] => utility [patent_app_number] => 15/591225 [patent_app_country] => US [patent_app_date] => 2017-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 8303 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15591225 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13556535 [patent_doc_number] => 20180329815 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-11-15 [patent_title] => STORAGE SYSTEM AND METHOD FOR NON-VOLATILE MEMORY COMMAND COLLISION AVOIDANCE WITH EXPLICIT TILE GROUPING [patent_app_type] => utility [patent_app_number] => 15/590789 [patent_app_country] => US [patent_app_date] => 2017-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6567 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15590789 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12128219 [patent_doc_number] => 20180011805 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-01-11 [patent_title] => 'Memory controller that uses a specific timing reference signal in connection with a data brust following a specified idle period' [patent_app_type] => utility [patent_app_number] => 15/498065 [patent_app_country] => US [patent_app_date] => 2017-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7330 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15498065 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 14206373 [patent_doc_number] => 10270319 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2019-04-23 [patent_title] => Dynamoelectric machine assemblies having memory for use by external devices [patent_app_type] => utility [patent_app_number] => 15/335228 [patent_app_country] => US [patent_app_date] => 2016-10-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3446 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15335228 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11403738 [patent_doc_number] => 20170024277 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2017-01-26 [patent_title] => 'METHOD AND APPARATUS FOR A VOLUME MANAGEMENT SYSTEM IN A NON-VOLATILE MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 15/282577 [patent_app_country] => US [patent_app_date] => 2016-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4985 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15282577 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12262394 [patent_doc_number] => 20180081590 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-03-22 [patent_title] => 'SYSTEM AND METHOD FOR DYNAMICALLY ALLOCATING MEMORY AT A MEMORY CONTROLLER' [patent_app_type] => utility [patent_app_number] => 15/273013 [patent_app_country] => US [patent_app_date] => 2016-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6079 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15273013 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12262619 [patent_doc_number] => 20180081815 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-03-22 [patent_title] => 'WAY STORAGE OF NEXT CACHE LINE' [patent_app_type] => utility [patent_app_number] => 15/273297 [patent_app_country] => US [patent_app_date] => 2016-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5656 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15273297 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13143363 [patent_doc_number] => 10089014 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2018-10-02 [patent_title] => Memory-sampling based migrating page cache [patent_app_type] => utility [patent_app_number] => 15/273325 [patent_app_country] => US [patent_app_date] => 2016-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5659 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15273325 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 12262348 [patent_doc_number] => 20180081544 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2018-03-22 [patent_title] => 'LOCK ADDRESS CONTENTION PREDICTOR' [patent_app_type] => utility [patent_app_number] => 15/273304 [patent_app_country] => US [patent_app_date] => 2016-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7792 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15273304 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11516160 [patent_doc_number] => 20170083235 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2017-03-23 [patent_title] => 'Device capable of using external volatile memory and device capable of releasing internal volatile memory' [patent_app_type] => utility [patent_app_number] => 15/273083 [patent_app_country] => US [patent_app_date] => 2016-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4443 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15273083 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 11530828 [patent_doc_number] => 20170090806 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2017-03-30 [patent_title] => 'USING A FLAG TO SELECTIVELY PERMIT CONFIGURATION CHANGES TO A DATA STORAGE OBJECT HAVING AN ACTIVATED FEATURE' [patent_app_type] => utility [patent_app_number] => 15/273034 [patent_app_country] => US [patent_app_date] => 2016-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4642 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15273034 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 13130069 [patent_doc_number] => 10082965 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2018-09-25 [patent_title] => Intelligent sparing of flash drives in data storage systems [patent_app_type] => utility [patent_app_number] => 15/199729 [patent_app_country] => US [patent_app_date] => 2016-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 9110 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 347 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15199729 [rel_patent_id] =>[rel_patent_doc_number] =>)