| Application number | Title of the application | Filing Date | Status |
|---|
| 06/653455 | TUNNELING TRANSFER DEVICES | Sep 23, 1984 | Abandoned |
| 06/652087 | SEMICONDUCTOR INTEGRATED DEVICE INCLUDING BIPOLAR TRANSISTOR AND CMOS TRANSISTOR, AND METHOD FOR MANUFACTURING THEREOF | Sep 18, 1984 | Abandoned |
Array
(
[id] => 2224224
[patent_doc_number] => 04591889
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1986-05-27
[patent_title] => 'Superlattice geometry and devices'
[patent_app_type] => 1
[patent_app_number] => 6/651044
[patent_app_country] => US
[patent_app_date] => 1984-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 3896
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/591/04591889.pdf
[firstpage_image] =>[orig_patent_app_number] => 651044
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/651044 | Superlattice geometry and devices | Sep 13, 1984 | Issued |
| 06/647718 | LINE-TRANSFER PHOTOSENSITIVE DEVICE | Sep 4, 1984 | Abandoned |
| 06/641693 | HUMIDITY SENSOR | Aug 16, 1984 | Abandoned |
Array
(
[id] => 2295415
[patent_doc_number] => 04679212
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-07-07
[patent_title] => 'Method and apparatus for using surface trap recombination in solid state imaging devices'
[patent_app_type] => 1
[patent_app_number] => 6/636425
[patent_app_country] => US
[patent_app_date] => 1984-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 28
[patent_no_of_words] => 8501
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/679/04679212.pdf
[firstpage_image] =>[orig_patent_app_number] => 636425
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/636425 | Method and apparatus for using surface trap recombination in solid state imaging devices | Jul 30, 1984 | Issued |
| 06/633292 | CHARGE TRANSFER DEVICE | Jul 22, 1984 | Abandoned |
| 06/628151 | SEMICONDUCTOR-INSULATOR-SEMICONDUCTOR STRUCTURE | Jul 4, 1984 | Abandoned |
Array
(
[id] => 2351289
[patent_doc_number] => 04649406
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-03-10
[patent_title] => 'Semiconductor memory device having stacked capacitor-type memory cells'
[patent_app_type] => 1
[patent_app_number] => 6/619897
[patent_app_country] => US
[patent_app_date] => 1984-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 3217
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/649/04649406.pdf
[firstpage_image] =>[orig_patent_app_number] => 619897
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/619897 | Semiconductor memory device having stacked capacitor-type memory cells | Jun 11, 1984 | Issued |
Array
(
[id] => 2363432
[patent_doc_number] => 04658277
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-04-14
[patent_title] => 'Two level charge imaging matrix design with stepped insulator'
[patent_app_type] => 1
[patent_app_number] => 6/611456
[patent_app_country] => US
[patent_app_date] => 1984-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 2196
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/658/04658277.pdf
[firstpage_image] =>[orig_patent_app_number] => 611456
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/611456 | Two level charge imaging matrix design with stepped insulator | May 16, 1984 | Issued |
| 06/600965 | BIPOLAR TRANSISTOR MOS TRANSISTOR HYBRID SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE | Apr 15, 1984 | Abandoned |
| 06/581115 | PASSIVATION AND INSULATION OF III-V DEVICES WITH PNICTIDES, PARTICULARLY AMORPHOUS PNICTIDES HAVING A LAYER-LIKE STRUCTURE | Feb 16, 1984 | Abandoned |
Array
(
[id] => 2432231
[patent_doc_number] => 04739380
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-04-19
[patent_title] => 'Integrated ambient sensing devices and methods of manufacture'
[patent_app_type] => 1
[patent_app_number] => 6/572185
[patent_app_country] => US
[patent_app_date] => 1984-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 4664
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/739/04739380.pdf
[firstpage_image] =>[orig_patent_app_number] => 572185
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/572185 | Integrated ambient sensing devices and methods of manufacture | Jan 18, 1984 | Issued |
Array
(
[id] => 2259377
[patent_doc_number] => 04590505
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1986-05-20
[patent_title] => 'Three dimensional optical receiver having programmable gain sensor stages'
[patent_app_type] => 1
[patent_app_number] => 6/569639
[patent_app_country] => US
[patent_app_date] => 1984-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 3090
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/590/04590505.pdf
[firstpage_image] =>[orig_patent_app_number] => 569639
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/569639 | Three dimensional optical receiver having programmable gain sensor stages | Jan 9, 1984 | Issued |
Array
(
[id] => 2348155
[patent_doc_number] => 04641166
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-02-03
[patent_title] => 'Semiconductor memory device having stacked capacitor-type memory cells'
[patent_app_type] => 1
[patent_app_number] => 6/560171
[patent_app_country] => US
[patent_app_date] => 1983-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 2099
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 255
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/641/04641166.pdf
[firstpage_image] =>[orig_patent_app_number] => 560171
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/560171 | Semiconductor memory device having stacked capacitor-type memory cells | Dec 11, 1983 | Issued |
| 06/555898 | PROGRAMMABLE COMPLEMENTARY TRANSISTORS | Nov 27, 1983 | Abandoned |
| 06/554794 | SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND A METHOD FOR MANUFACTURING THE SAME | Nov 22, 1983 | Abandoned |
Array
(
[id] => 2249821
[patent_doc_number] => 04633289
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1986-12-30
[patent_title] => 'Latch-up immune, multiple retrograde well high density CMOS FET'
[patent_app_type] => 1
[patent_app_number] => 6/531546
[patent_app_country] => US
[patent_app_date] => 1983-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 3948
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/633/04633289.pdf
[firstpage_image] =>[orig_patent_app_number] => 531546
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/531546 | Latch-up immune, multiple retrograde well high density CMOS FET | Sep 11, 1983 | Issued |
Array
(
[id] => 2321466
[patent_doc_number] => 04686558
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1987-08-11
[patent_title] => 'CMOS memory cell having an electrically floating storage gate'
[patent_app_type] => 1
[patent_app_number] => 6/528431
[patent_app_country] => US
[patent_app_date] => 1983-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 4251
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 448
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/686/04686558.pdf
[firstpage_image] =>[orig_patent_app_number] => 528431
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/528431 | CMOS memory cell having an electrically floating storage gate | Aug 31, 1983 | Issued |
Array
(
[id] => 2244928
[patent_doc_number] => 04608589
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1986-08-26
[patent_title] => 'Self-aligned metal structure for integrated circuits'
[patent_app_type] => 1
[patent_app_number] => 6/499004
[patent_app_country] => US
[patent_app_date] => 1983-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 46
[patent_no_of_words] => 11018
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/608/04608589.pdf
[firstpage_image] =>[orig_patent_app_number] => 499004
[rel_patent_id] =>[rel_patent_doc_number] =>) 06/499004 | Self-aligned metal structure for integrated circuits | Jul 10, 1983 | Issued |
