Search

Michael B. Shingleton

Examiner (ID: 7368, Phone: (571)272-1770 , Office: P/2815 )

Most Active Art Unit
2817
Art Unit(s)
2502, 2821, 2815, 2817
Total Applications
2168
Issued Applications
1706
Pending Applications
83
Abandoned Applications
382

Applications

Application numberTitle of the applicationFiling DateStatus
Array ( [id] => 10448077 [patent_doc_number] => 20150333091 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2015-11-19 [patent_title] => 'IMAGE SENSORS HAVING REDUCED INTERFERENCE BETWEEN PIXELS' [patent_app_type] => utility [patent_app_number] => 14/595336 [patent_app_country] => US [patent_app_date] => 2015-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 8214 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14595336 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/595336
Image sensors having reduced interference between pixels Jan 12, 2015 Issued
Array ( [id] => 11007176 [patent_doc_number] => 20160204128 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2016-07-14 [patent_title] => 'COINTEGRATION OF BULK AND SOI SEMICONDUCTOR DEVICES' [patent_app_type] => utility [patent_app_number] => 14/592069 [patent_app_country] => US [patent_app_date] => 2015-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7054 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14592069 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/592069
Cointegration of bulk and SOI semiconductor devices Jan 7, 2015 Issued
Array ( [id] => 10583790 [patent_doc_number] => 09305916 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2016-04-05 [patent_title] => 'ESD power clamp for silicon-on-insulator (SOI) and FinFET processes lacking parasitic ESD diode' [patent_app_type] => utility [patent_app_number] => 14/585459 [patent_app_country] => US [patent_app_date] => 2014-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 18 [patent_no_of_words] => 5644 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14585459 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/585459
ESD power clamp for silicon-on-insulator (SOI) and FinFET processes lacking parasitic ESD diode Dec 29, 2014 Issued
Array ( [id] => 10230379 [patent_doc_number] => 20150115373 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2015-04-30 [patent_title] => 'STRUCTURE AND METHOD FOR PROVIDING LINE END EXTENSIONS FOR FIN-TYPE ACTIVE REGIONS' [patent_app_type] => utility [patent_app_number] => 14/586602 [patent_app_country] => US [patent_app_date] => 2014-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7274 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14586602 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/586602
Structure and method for providing line end extensions for fin-type active regions Dec 29, 2014 Issued
Array ( [id] => 10230379 [patent_doc_number] => 20150115373 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2015-04-30 [patent_title] => 'STRUCTURE AND METHOD FOR PROVIDING LINE END EXTENSIONS FOR FIN-TYPE ACTIVE REGIONS' [patent_app_type] => utility [patent_app_number] => 14/586602 [patent_app_country] => US [patent_app_date] => 2014-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7274 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14586602 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/586602
Structure and method for providing line end extensions for fin-type active regions Dec 29, 2014 Issued
Array ( [id] => 10993260 [patent_doc_number] => 20160190206 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2016-06-30 [patent_title] => 'ACOUSTIC WAVE DEVICE STRUCTURE, INTEGRATED STRUCTURE OF POWER AMPLIFIER AND ACOUSTIC WAVE DEVICE, AND FABRICATION METHODS THEREOF' [patent_app_type] => utility [patent_app_number] => 14/586592 [patent_app_country] => US [patent_app_date] => 2014-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 40 [patent_figures_cnt] => 40 [patent_no_of_words] => 20731 [patent_no_of_claims] => 77 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14586592 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/586592
Acoustic wave device structure, integrated structure of power amplifier and acoustic wave device, and fabrication methods thereof Dec 29, 2014 Issued
Array ( [id] => 11259486 [patent_doc_number] => 09484392 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2016-11-01 [patent_title] => 'Flat panel display having low reflective black matrix and method for manufacturing the same' [patent_app_type] => utility [patent_app_number] => 14/584042 [patent_app_country] => US [patent_app_date] => 2014-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 19 [patent_no_of_words] => 6704 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 74 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14584042 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/584042
Flat panel display having low reflective black matrix and method for manufacturing the same Dec 28, 2014 Issued
Array ( [id] => 10703300 [patent_doc_number] => 20160049448 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2016-02-18 [patent_title] => 'IMAGE SENSOR AND ELECTRONIC DEVICE INCLUDING THE SAME' [patent_app_type] => utility [patent_app_number] => 14/584290 [patent_app_country] => US [patent_app_date] => 2014-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6864 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14584290 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/584290
Image sensor and electronic device including the same Dec 28, 2014 Issued
Array ( [id] => 10993379 [patent_doc_number] => 20160190325 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2016-06-30 [patent_title] => 'HIGH-RELIABILITY, LOW-RESISTANCE CONTACTS FOR NANOSCALE TRANSISTORS' [patent_app_type] => utility [patent_app_number] => 14/584161 [patent_app_country] => US [patent_app_date] => 2014-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 3596 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14584161 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/584161
High-reliability, low-resistance contacts for nanoscale transistors Dec 28, 2014 Issued
Array ( [id] => 11207976 [patent_doc_number] => 09437608 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2016-09-06 [patent_title] => 'Vertical memory cell string with dielectric in a portion of the body' [patent_app_type] => utility [patent_app_number] => 14/581774 [patent_app_country] => US [patent_app_date] => 2014-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2790 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14581774 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/581774
Vertical memory cell string with dielectric in a portion of the body Dec 22, 2014 Issued
Array ( [id] => 11201151 [patent_doc_number] => 09431372 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2016-08-30 [patent_title] => 'Multi-chip package' [patent_app_type] => utility [patent_app_number] => 14/569207 [patent_app_country] => US [patent_app_date] => 2014-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 5015 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14569207 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/569207
Multi-chip package Dec 11, 2014 Issued
Array ( [id] => 10632794 [patent_doc_number] => 09350957 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2016-05-24 [patent_title] => 'Photoelectric conversion device and image pick-up device' [patent_app_type] => utility [patent_app_number] => 14/549666 [patent_app_country] => US [patent_app_date] => 2014-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 58 [patent_figures_cnt] => 84 [patent_no_of_words] => 40189 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 234 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14549666 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/549666
Photoelectric conversion device and image pick-up device Nov 20, 2014 Issued
Array ( [id] => 9914261 [patent_doc_number] => 20150069464 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2015-03-12 [patent_title] => 'LATERAL PNP BIPOLAR TRANSISTOR FORMED WITH MULTIPLE EPITAXIAL LAYERS' [patent_app_type] => utility [patent_app_number] => 14/539812 [patent_app_country] => US [patent_app_date] => 2014-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 46 [patent_figures_cnt] => 46 [patent_no_of_words] => 8516 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14539812 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/539812
Lateral PNP bipolar transistor formed with multiple epitaxial layers Nov 11, 2014 Issued
Array ( [id] => 9914391 [patent_doc_number] => 20150069594 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2015-03-12 [patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME' [patent_app_type] => utility [patent_app_number] => 14/539479 [patent_app_country] => US [patent_app_date] => 2014-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 40 [patent_figures_cnt] => 40 [patent_no_of_words] => 24823 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14539479 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/539479
Semiconductor device and method of manufacturing the same Nov 11, 2014 Issued
Array ( [id] => 9893208 [patent_doc_number] => 20150048406 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2015-02-19 [patent_title] => 'PHOSPHOR AND LIGHT-EMITTING DEVICE' [patent_app_type] => utility [patent_app_number] => 14/529788 [patent_app_country] => US [patent_app_date] => 2014-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 10294 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14529788 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/529788
Phosphor and light-emitting device Oct 30, 2014 Issued
Array ( [id] => 11286609 [patent_doc_number] => 09502469 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2016-11-22 [patent_title] => 'Electrically reconfigurable interposer with built-in resistive memory' [patent_app_type] => utility [patent_app_number] => 14/527267 [patent_app_country] => US [patent_app_date] => 2014-10-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5178 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14527267 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/527267
Electrically reconfigurable interposer with built-in resistive memory Oct 28, 2014 Issued
Array ( [id] => 11251492 [patent_doc_number] => 09476991 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2016-10-25 [patent_title] => '3D high resolution X-ray sensor with integrated scintillator grid' [patent_app_type] => utility [patent_app_number] => 14/508919 [patent_app_country] => US [patent_app_date] => 2014-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 30 [patent_no_of_words] => 19454 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 210 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14508919 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/508919
3D high resolution X-ray sensor with integrated scintillator grid Oct 6, 2014 Issued
Array ( [id] => 10148812 [patent_doc_number] => 09181083 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-11-10 [patent_title] => 'MEMS devices and methods of forming the same' [patent_app_type] => utility [patent_app_number] => 14/484540 [patent_app_country] => US [patent_app_date] => 2014-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 14 [patent_no_of_words] => 3635 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14484540 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/484540
MEMS devices and methods of forming the same Sep 11, 2014 Issued
Array ( [id] => 11333781 [patent_doc_number] => 09525033 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2016-12-20 [patent_title] => 'Methods relating to a group III HFET with a graded barrier layer' [patent_app_type] => utility [patent_app_number] => 14/479223 [patent_app_country] => US [patent_app_date] => 2014-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 2176 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14479223 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/479223
Methods relating to a group III HFET with a graded barrier layer Sep 4, 2014 Issued
Array ( [id] => 10463859 [patent_doc_number] => 20150348874 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2015-12-03 [patent_title] => '3DIC Interconnect Devices and Methods of Forming Same' [patent_app_type] => utility [patent_app_number] => 14/467981 [patent_app_country] => US [patent_app_date] => 2014-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 8913 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14467981 [rel_patent_id] =>[rel_patent_doc_number] =>)
14/467981
3DIC Interconnect Devices and Methods of Forming Same Aug 24, 2014 Abandoned
Menu