Michael Bernshteyn

Array ( [id] => 5066707 [patent_doc_number] => 20070187808 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-08-16 [patent_title] => 'Customizable power and ground pins' [patent_app_type] => utility [patent_app_number] => 11/354957 [patent_app_country] => US [patent_app_date] => 2006-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 2509 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0187/20070187808.pdf [firstpage_image] =>[orig_patent_app_number] => 11354957 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6279965 [patent_doc_number] => 20100155738 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-24 [patent_title] => 'Light Emitting Diode and Method for Manufacturing Same' [patent_app_type] => utility [patent_app_number] => 11/884398 [patent_app_country] => US [patent_app_date] => 2006-02-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4888 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0155/20100155738.pdf [firstpage_image] =>[orig_patent_app_number] => 11884398 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5072933 [patent_doc_number] => 20070012908 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-18 [patent_title] => 'III/V-semiconductor' [patent_app_type] => utility [patent_app_number] => 11/342287 [patent_app_country] => US [patent_app_date] => 2006-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5682 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 23 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0012/20070012908.pdf [firstpage_image] =>[orig_patent_app_number] => 11342287 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5617023 [patent_doc_number] => 20060186555 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-24 [patent_title] => 'Semiconductor device with chip-on-board structure' [patent_app_type] => utility [patent_app_number] => 11/338717 [patent_app_country] => US [patent_app_date] => 2006-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2408 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0186/20060186555.pdf [firstpage_image] =>[orig_patent_app_number] => 11338717 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 865502 [patent_doc_number] => 07368782 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-05-06 [patent_title] => 'Dual-bit non-volatile memory cell and method of making the same' [patent_app_type] => utility [patent_app_number] => 11/306737 [patent_app_country] => US [patent_app_date] => 2006-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 1783 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/368/07368782.pdf [firstpage_image] =>[orig_patent_app_number] => 11306737 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5750934 [patent_doc_number] => 20060220083 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-05 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/306387 [patent_app_country] => US [patent_app_date] => 2005-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 16770 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0220/20060220083.pdf [firstpage_image] =>[orig_patent_app_number] => 11306387 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5863218 [patent_doc_number] => 20060097348 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-05-11 [patent_title] => 'Structures having an electrode formed from a transition metal or a conductive metal-oxide' [patent_app_type] => utility [patent_app_number] => 11/315638 [patent_app_country] => US [patent_app_date] => 2005-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3438 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0097/20060097348.pdf [firstpage_image] =>[orig_patent_app_number] => 11315638 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 592840 [patent_doc_number] => 07436041 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-14 [patent_title] => 'Electrostatic discharge protection circuit using a double-triggered silicon controlling rectifier' [patent_app_type] => utility [patent_app_number] => 11/306212 [patent_app_country] => US [patent_app_date] => 2005-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 25 [patent_no_of_words] => 8238 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 407 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/436/07436041.pdf [firstpage_image] =>[orig_patent_app_number] => 11306212 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 34577 [patent_doc_number] => 07786505 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-08-31 [patent_title] => 'Reduction of charge leakage from a thyristor-based memory cell' [patent_app_type] => utility [patent_app_number] => 11/303237 [patent_app_country] => US [patent_app_date] => 2005-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 12 [patent_no_of_words] => 6073 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 354 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/786/07786505.pdf [firstpage_image] =>[orig_patent_app_number] => 11303237 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5493507 [patent_doc_number] => 20090261535 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-22 [patent_title] => 'DEVICE AND METHOD FOR HERMETICALLY SEALING A CAVITY IN AN ELECTRONIC COMPONENT' [patent_app_type] => utility [patent_app_number] => 11/721128 [patent_app_country] => US [patent_app_date] => 2005-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3352 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0261/20090261535.pdf [firstpage_image] =>[orig_patent_app_number] => 11721128 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5750962 [patent_doc_number] => 20060220111 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-05 [patent_title] => 'Semiconductor device having step gates and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 11/293317 [patent_app_country] => US [patent_app_date] => 2005-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2690 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0220/20060220111.pdf [firstpage_image] =>[orig_patent_app_number] => 11293317 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5593852 [patent_doc_number] => 20060157768 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-20 [patent_title] => 'Semiconductor device and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 11/283927 [patent_app_country] => US [patent_app_date] => 2005-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 9059 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0157/20060157768.pdf [firstpage_image] =>[orig_patent_app_number] => 11283927 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5092952 [patent_doc_number] => 20070114561 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-24 [patent_title] => 'High efficiency phosphor for use in LEDs' [patent_app_type] => utility [patent_app_number] => 11/284577 [patent_app_country] => US [patent_app_date] => 2005-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5965 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0114/20070114561.pdf [firstpage_image] =>[orig_patent_app_number] => 11284577 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 366969 [patent_doc_number] => 07479654 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-01-20 [patent_title] => 'Memory arrays using nanotube articles with reprogrammable resistance' [patent_app_type] => utility [patent_app_number] => 11/274967 [patent_app_country] => US [patent_app_date] => 2005-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 9148 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 242 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/479/07479654.pdf [firstpage_image] =>[orig_patent_app_number] => 11274967 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5214885 [patent_doc_number] => 20070103965 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-10 [patent_title] => 'Memory cell with a vertically integrated delay element' [patent_app_type] => utility [patent_app_number] => 11/268007 [patent_app_country] => US [patent_app_date] => 2005-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4034 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0103/20070103965.pdf [firstpage_image] =>[orig_patent_app_number] => 11268007 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4968475 [patent_doc_number] => 20070108477 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-17 [patent_title] => 'SEMICONDUCTOR STRUCTURE' [patent_app_type] => utility [patent_app_number] => 11/163937 [patent_app_country] => US [patent_app_date] => 2005-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2647 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0108/20070108477.pdf [firstpage_image] =>[orig_patent_app_number] => 11163937 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6294850 [patent_doc_number] => 20100065846 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-18 [patent_title] => 'SYSTEM IN PACKAGE AND SOCKET' [patent_app_type] => utility [patent_app_number] => 12/092238 [patent_app_country] => US [patent_app_date] => 2005-11-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6828 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0065/20100065846.pdf [firstpage_image] =>[orig_patent_app_number] => 12092238 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7519281 [patent_doc_number] => 07973384 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-07-05 [patent_title] => 'Phase change memory cell including multiple phase change material portions' [patent_app_type] => utility [patent_app_number] => 11/265377 [patent_app_country] => US [patent_app_date] => 2005-11-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 6252 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/973/07973384.pdf [firstpage_image] =>[orig_patent_app_number] => 11265377 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 292267 [patent_doc_number] => 07544557 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-06-09 [patent_title] => 'Gate defined Schottky diode' [patent_app_type] => utility [patent_app_number] => 11/255627 [patent_app_country] => US [patent_app_date] => 2005-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 4862 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 289 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/544/07544557.pdf [firstpage_image] =>[orig_patent_app_number] => 11255627 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5745697 [patent_doc_number] => 20060108621 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-05-25 [patent_title] => 'Capacitor insulating film, method for fabricating the same, capacitor element, method for fabricating the same, semiconductor memory device, and method for fabricating the same' [patent_app_type] => utility [patent_app_number] => 11/248297 [patent_app_country] => US [patent_app_date] => 2005-10-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 13101 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0108/20060108621.pdf [firstpage_image] =>[orig_patent_app_number] => 11248297 [rel_patent_id] =>[rel_patent_doc_number] =>)