
Michael Bernshteyn
Examiner (ID: 11766, Phone: (571)272-2411 , Office: P/1762 )
| Most Active Art Unit | 1762 |
| Art Unit(s) | 1762, 1764, 1796, 1713 |
| Total Applications | 1884 |
| Issued Applications | 1528 |
| Pending Applications | 44 |
| Abandoned Applications | 322 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 370164
[patent_doc_number] => 07476939
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-01-13
[patent_title] => 'Memory cell having an electrically floating body transistor and programming technique therefor'
[patent_app_type] => utility
[patent_app_number] => 11/247727
[patent_app_country] => US
[patent_app_date] => 2005-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 19
[patent_no_of_words] => 7089
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/476/07476939.pdf
[firstpage_image] =>[orig_patent_app_number] => 11247727
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/247727 | Memory cell having an electrically floating body transistor and programming technique therefor | Oct 10, 2005 | Issued |
Array
(
[id] => 330835
[patent_doc_number] => 07511333
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-03-31
[patent_title] => 'Nonvolatile memory cell with multiple floating gates and a connection region in the channel'
[patent_app_type] => utility
[patent_app_number] => 11/246447
[patent_app_country] => US
[patent_app_date] => 2005-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 20
[patent_no_of_words] => 3747
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/511/07511333.pdf
[firstpage_image] =>[orig_patent_app_number] => 11246447
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/246447 | Nonvolatile memory cell with multiple floating gates and a connection region in the channel | Oct 5, 2005 | Issued |
Array
(
[id] => 5145593
[patent_doc_number] => 20070045647
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-01
[patent_title] => 'Display panel package'
[patent_app_type] => utility
[patent_app_number] => 11/216047
[patent_app_country] => US
[patent_app_date] => 2005-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 2826
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0045/20070045647.pdf
[firstpage_image] =>[orig_patent_app_number] => 11216047
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/216047 | Display panel package | Aug 31, 2005 | Abandoned |
Array
(
[id] => 5898232
[patent_doc_number] => 20060043465
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-02
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/209847
[patent_app_country] => US
[patent_app_date] => 2005-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6424
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0043/20060043465.pdf
[firstpage_image] =>[orig_patent_app_number] => 11209847
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/209847 | Semiconductor device and method of manufacturing the same | Aug 23, 2005 | Issued |
Array
(
[id] => 5903572
[patent_doc_number] => 20060046450
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-02
[patent_title] => 'Semiconductor processing components and semiconductor processing utilizing same'
[patent_app_type] => utility
[patent_app_number] => 11/210247
[patent_app_country] => US
[patent_app_date] => 2005-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4831
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 13
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0046/20060046450.pdf
[firstpage_image] =>[orig_patent_app_number] => 11210247
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/210247 | Semiconductor processing components and semiconductor processing utilizing same | Aug 22, 2005 | Issued |
Array
(
[id] => 360029
[patent_doc_number] => 07485908
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-02-03
[patent_title] => 'Insulated gate silicon nanowire transistor and method of manufacture'
[patent_app_type] => utility
[patent_app_number] => 11/208127
[patent_app_country] => US
[patent_app_date] => 2005-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 12
[patent_no_of_words] => 3261
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/485/07485908.pdf
[firstpage_image] =>[orig_patent_app_number] => 11208127
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/208127 | Insulated gate silicon nanowire transistor and method of manufacture | Aug 17, 2005 | Issued |
Array
(
[id] => 5823715
[patent_doc_number] => 20060060897
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-23
[patent_title] => 'Solid state imaging system and driving method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/207057
[patent_app_country] => US
[patent_app_date] => 2005-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9563
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0060/20060060897.pdf
[firstpage_image] =>[orig_patent_app_number] => 11207057
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/207057 | Solid state imaging system and driving method thereof | Aug 17, 2005 | Issued |
Array
(
[id] => 5645837
[patent_doc_number] => 20060131569
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-06-22
[patent_title] => 'Organic memory device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/202447
[patent_app_country] => US
[patent_app_date] => 2005-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2621
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0131/20060131569.pdf
[firstpage_image] =>[orig_patent_app_number] => 11202447
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/202447 | Organic memory device and method of manufacturing the same | Aug 11, 2005 | Abandoned |
Array
(
[id] => 5750933
[patent_doc_number] => 20060220082
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-05
[patent_title] => 'Semiconductor device and manufacturing method of the same'
[patent_app_type] => utility
[patent_app_number] => 11/190937
[patent_app_country] => US
[patent_app_date] => 2005-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3093
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0220/20060220082.pdf
[firstpage_image] =>[orig_patent_app_number] => 11190937
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/190937 | Semiconductor device and manufacturing method of the same | Jul 27, 2005 | Abandoned |
Array
(
[id] => 5878138
[patent_doc_number] => 20060027917
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-09
[patent_title] => 'Component arrangement having an evaluation circuit for detecting wear on connections'
[patent_app_type] => utility
[patent_app_number] => 11/190497
[patent_app_country] => US
[patent_app_date] => 2005-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6158
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0027/20060027917.pdf
[firstpage_image] =>[orig_patent_app_number] => 11190497
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/190497 | Component arrangement having an evaluation circuit for detecting wear on connections | Jul 26, 2005 | Issued |
Array
(
[id] => 185738
[patent_doc_number] => 07649270
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-01-19
[patent_title] => 'Collective substrate, semiconductor element mount, semiconductor device, imaging device, light emitting diode component and light emitting diode'
[patent_app_type] => utility
[patent_app_number] => 10/589747
[patent_app_country] => US
[patent_app_date] => 2005-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 22
[patent_no_of_words] => 16088
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/649/07649270.pdf
[firstpage_image] =>[orig_patent_app_number] => 10589747
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/589747 | Collective substrate, semiconductor element mount, semiconductor device, imaging device, light emitting diode component and light emitting diode | Jul 20, 2005 | Issued |
Array
(
[id] => 4994035
[patent_doc_number] => 20070009380
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-01-11
[patent_title] => 'Photonic crystal biosensor structure and fabrication method'
[patent_app_type] => utility
[patent_app_number] => 11/177707
[patent_app_country] => US
[patent_app_date] => 2005-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 10227
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0009/20070009380.pdf
[firstpage_image] =>[orig_patent_app_number] => 11177707
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/177707 | Photonic crystal biosensor structure and fabrication method | Jul 7, 2005 | Issued |
Array
(
[id] => 4552971
[patent_doc_number] => 07960791
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-06-14
[patent_title] => 'Dense pitch bulk FinFET process by selective EPI and etch'
[patent_app_type] => utility
[patent_app_number] => 11/160457
[patent_app_country] => US
[patent_app_date] => 2005-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 4249
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/960/07960791.pdf
[firstpage_image] =>[orig_patent_app_number] => 11160457
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/160457 | Dense pitch bulk FinFET process by selective EPI and etch | Jun 23, 2005 | Issued |
Array
(
[id] => 8549840
[patent_doc_number] => 08324725
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-12-04
[patent_title] => 'Stacked die module'
[patent_app_type] => utility
[patent_app_number] => 11/160477
[patent_app_country] => US
[patent_app_date] => 2005-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 6876
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11160477
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/160477 | Stacked die module | Jun 23, 2005 | Issued |
Array
(
[id] => 5072
[patent_doc_number] => 07816716
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-10-19
[patent_title] => 'Semiconductor ferroelectric device, manufacturing method for the same, and electronic device'
[patent_app_type] => utility
[patent_app_number] => 11/159097
[patent_app_country] => US
[patent_app_date] => 2005-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 13
[patent_no_of_words] => 9622
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/816/07816716.pdf
[firstpage_image] =>[orig_patent_app_number] => 11159097
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/159097 | Semiconductor ferroelectric device, manufacturing method for the same, and electronic device | Jun 22, 2005 | Issued |
Array
(
[id] => 7801225
[patent_doc_number] => 08129497
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-03-06
[patent_title] => 'Organic thin film transistor'
[patent_app_type] => utility
[patent_app_number] => 11/145667
[patent_app_country] => US
[patent_app_date] => 2005-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 7
[patent_no_of_words] => 5959
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/129/08129497.pdf
[firstpage_image] =>[orig_patent_app_number] => 11145667
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/145667 | Organic thin film transistor | Jun 5, 2005 | Issued |
Array
(
[id] => 6928958
[patent_doc_number] => 20050279991
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-22
[patent_title] => 'Semiconductor device including a superlattice having at least one group of substantially undoped layers'
[patent_app_type] => utility
[patent_app_number] => 11/136757
[patent_app_country] => US
[patent_app_date] => 2005-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5643
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0279/20050279991.pdf
[firstpage_image] =>[orig_patent_app_number] => 11136757
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/136757 | Semiconductor device including a superlattice having at least one group of substantially undoped layers | May 24, 2005 | Abandoned |
Array
(
[id] => 5605620
[patent_doc_number] => 20060267136
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-30
[patent_title] => 'INTEGRATED CIRCUIT (IC) WITH ON-CHIP PROGRAMMABLE FUSES'
[patent_app_type] => utility
[patent_app_number] => 10/908707
[patent_app_country] => US
[patent_app_date] => 2005-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2627
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0267/20060267136.pdf
[firstpage_image] =>[orig_patent_app_number] => 10908707
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/908707 | INTEGRATED CIRCUIT (IC) WITH ON-CHIP PROGRAMMABLE FUSES | May 23, 2005 | Abandoned |
Array
(
[id] => 5884203
[patent_doc_number] => 20060273378
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-12-07
[patent_title] => 'BIDIRECTIONAL SPLIT GATE NAND FLASH MEMORY STRUCTURE AND ARRAY, METHOD OF PROGRAMMING, ERASING AND READING THEREOF, AND METHOD OF MANUFACTURING'
[patent_app_type] => utility
[patent_app_number] => 11/134557
[patent_app_country] => US
[patent_app_date] => 2005-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6923
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0273/20060273378.pdf
[firstpage_image] =>[orig_patent_app_number] => 11134557
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/134557 | Bidirectional split gate NAND flash memory structure and array, method of programming, erasing and reading thereof, and method of manufacturing | May 19, 2005 | Issued |
Array
(
[id] => 6929035
[patent_doc_number] => 20050280068
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-22
[patent_title] => 'FLASH MEMORY CELL AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 10/908577
[patent_app_country] => US
[patent_app_date] => 2005-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5473
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0280/20050280068.pdf
[firstpage_image] =>[orig_patent_app_number] => 10908577
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/908577 | FLASH MEMORY CELL AND MANUFACTURING METHOD THEREOF | May 17, 2005 | Abandoned |