Michael Bernshteyn

Array ( [id] => 7101426 [patent_doc_number] => 20050104152 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-19 [patent_title] => 'Schottky barrier integrated circuit' [patent_app_type] => utility [patent_app_number] => 10/944627 [patent_app_country] => US [patent_app_date] => 2004-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 9174 [patent_no_of_claims] => 50 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0104/20050104152.pdf [firstpage_image] =>[orig_patent_app_number] => 10944627 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8364096 [patent_doc_number] => 08253166 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-08-28 [patent_title] => 'Band offset in AlInGaP based light emitters to improve temperature performance' [patent_app_type] => utility [patent_app_number] => 10/940697 [patent_app_country] => US [patent_app_date] => 2004-09-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2858 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 10940697 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 487445 [patent_doc_number] => 07217975 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-05-15 [patent_title] => 'Lateral type semiconductor device' [patent_app_type] => utility [patent_app_number] => 10/937777 [patent_app_country] => US [patent_app_date] => 2004-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 5123 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 236 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/217/07217975.pdf [firstpage_image] =>[orig_patent_app_number] => 10937777 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 889148 [patent_doc_number] => 07348658 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-03-25 [patent_title] => 'Multilayer silicon over insulator device' [patent_app_type] => utility [patent_app_number] => 10/711167 [patent_app_country] => US [patent_app_date] => 2004-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2626 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/348/07348658.pdf [firstpage_image] =>[orig_patent_app_number] => 10711167 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7008444 [patent_doc_number] => 20050062160 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-24 [patent_title] => 'Double-sided wiring circuit board and process for producing the same' [patent_app_type] => utility [patent_app_number] => 10/920317 [patent_app_country] => US [patent_app_date] => 2004-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7118 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0062/20050062160.pdf [firstpage_image] =>[orig_patent_app_number] => 10920317 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 642822 [patent_doc_number] => 07122893 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-17 [patent_title] => 'Semiconductor package structure' [patent_app_type] => utility [patent_app_number] => 10/920077 [patent_app_country] => US [patent_app_date] => 2004-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 2921 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 214 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/122/07122893.pdf [firstpage_image] =>[orig_patent_app_number] => 10920077 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 833796 [patent_doc_number] => 07397087 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-07-08 [patent_title] => 'FEOL/MEOL metal resistor for high end CMOS' [patent_app_type] => utility [patent_app_number] => 10/710847 [patent_app_country] => US [patent_app_date] => 2004-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 18 [patent_no_of_words] => 4321 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/397/07397087.pdf [firstpage_image] =>[orig_patent_app_number] => 10710847 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 910143 [patent_doc_number] => 07329603 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-02-12 [patent_title] => 'Semiconductor device and manufacturing method thereof' [patent_app_type] => utility [patent_app_number] => 10/901077 [patent_app_country] => US [patent_app_date] => 2004-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 5632 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/329/07329603.pdf [firstpage_image] =>[orig_patent_app_number] => 10901077 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6942601 [patent_doc_number] => 20050194649 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-08 [patent_title] => 'Semiconductor chip and method for testing semiconductor chip' [patent_app_type] => utility [patent_app_number] => 10/901377 [patent_app_country] => US [patent_app_date] => 2004-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5754 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0194/20050194649.pdf [firstpage_image] =>[orig_patent_app_number] => 10901377 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 443765 [patent_doc_number] => 07256502 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-08-14 [patent_title] => 'Metal interconnections for semiconductor devices including a buffer layer on a trench sidewall' [patent_app_type] => utility [patent_app_number] => 10/901877 [patent_app_country] => US [patent_app_date] => 2004-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 19 [patent_no_of_words] => 4048 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/256/07256502.pdf [firstpage_image] =>[orig_patent_app_number] => 10901877 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5817125 [patent_doc_number] => 20060021438 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-02-02 [patent_title] => 'Laser-ultrasonic detection of flip chip attachment defects' [patent_app_type] => utility [patent_app_number] => 10/903557 [patent_app_country] => US [patent_app_date] => 2004-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4921 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0021/20060021438.pdf [firstpage_image] =>[orig_patent_app_number] => 10903557 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7592831 [patent_doc_number] => 07652370 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-01-26 [patent_title] => 'Plastic microfabricated structure for biochip, microfabricated thermal device, microfabricated reactor, microfabricated reactor array, and micro array using the same' [patent_app_type] => utility [patent_app_number] => 10/899177 [patent_app_country] => US [patent_app_date] => 2004-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 26 [patent_no_of_words] => 4621 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/652/07652370.pdf [firstpage_image] =>[orig_patent_app_number] => 10899177 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7198939 [patent_doc_number] => 20050051908 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-10 [patent_title] => 'Diode exhibiting a high breakdown voltage' [patent_app_type] => utility [patent_app_number] => 10/898887 [patent_app_country] => US [patent_app_date] => 2004-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3255 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0051/20050051908.pdf [firstpage_image] =>[orig_patent_app_number] => 10898887 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6955766 [patent_doc_number] => 20050212136 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-09-29 [patent_title] => 'Multi-layer wiring structure with dummy patterns for improving surface flatness' [patent_app_type] => utility [patent_app_number] => 10/898167 [patent_app_country] => US [patent_app_date] => 2004-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5508 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20050212136.pdf [firstpage_image] =>[orig_patent_app_number] => 10898167 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7220588 [patent_doc_number] => 20050077617 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-04-14 [patent_title] => 'Semiconductor device having heat radiation plate and bonding member' [patent_app_type] => utility [patent_app_number] => 10/895947 [patent_app_country] => US [patent_app_date] => 2004-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 12404 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0077/20050077617.pdf [firstpage_image] =>[orig_patent_app_number] => 10895947 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 581192 [patent_doc_number] => 07456439 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-11-25 [patent_title] => 'Vertical thyristor-based memory with trench isolation and its method of fabrication' [patent_app_type] => utility [patent_app_number] => 10/884337 [patent_app_country] => US [patent_app_date] => 2004-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 51 [patent_figures_cnt] => 59 [patent_no_of_words] => 15080 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/456/07456439.pdf [firstpage_image] =>[orig_patent_app_number] => 10884337 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7272970 [patent_doc_number] => 20040232421 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-25 [patent_title] => 'Liquid crystal display device and fabrication method thereof' [patent_app_type] => new [patent_app_number] => 10/879587 [patent_app_country] => US [patent_app_date] => 2004-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 16953 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 109 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0232/20040232421.pdf [firstpage_image] =>[orig_patent_app_number] => 10879587 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7236365 [patent_doc_number] => 20050139951 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-30 [patent_title] => 'Semiconducotor device and method for isolating the same' [patent_app_type] => utility [patent_app_number] => 10/879757 [patent_app_country] => US [patent_app_date] => 2004-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2915 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0139/20050139951.pdf [firstpage_image] =>[orig_patent_app_number] => 10879757 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5892600 [patent_doc_number] => 20060001137 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-05 [patent_title] => 'Integrated circuit package including embedded thin-film battery' [patent_app_type] => utility [patent_app_number] => 10/880757 [patent_app_country] => US [patent_app_date] => 2004-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2286 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0001/20060001137.pdf [firstpage_image] =>[orig_patent_app_number] => 10880757 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7273013 [patent_doc_number] => 20040232464 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-25 [patent_title] => 'Semiconductor integrated circuit device and manufacturing method thereof' [patent_app_type] => new [patent_app_number] => 10/878457 [patent_app_country] => US [patent_app_date] => 2004-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 27 [patent_no_of_words] => 7246 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 3 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0232/20040232464.pdf [firstpage_image] =>[orig_patent_app_number] => 10878457 [rel_patent_id] =>[rel_patent_doc_number] =>)