Michael J Cross

Array ( [id] => 8985302 [patent_doc_number] => 08516432 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-08-20 [patent_title] => 'Method and device for reconstructing scan chain based on bidirectional preference selection in physical design' [patent_app_type] => utility [patent_app_number] => 13/503613 [patent_app_country] => US [patent_app_date] => 2010-10-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 7486 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13503613 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5981260 [patent_doc_number] => 20110095802 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-04-28 [patent_title] => 'Semiconductor device and designing method of the same' [patent_app_type] => utility [patent_app_number] => 12/926001 [patent_app_country] => US [patent_app_date] => 2010-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 8901 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0095/20110095802.pdf [firstpage_image] =>[orig_patent_app_number] => 12926001 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8574909 [patent_doc_number] => 08341573 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-12-25 [patent_title] => 'Modeling approach for timing closure in hierarchical designs leveraging the separation of horizontal and vertical aspects of the design flow' [patent_app_type] => utility [patent_app_number] => 12/905301 [patent_app_country] => US [patent_app_date] => 2010-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4746 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12905301 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8096609 [patent_doc_number] => 20120083913 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-04-05 [patent_title] => 'SEMICONDUCTOR LAYER FORMING METHOD AND STRUCTURE' [patent_app_type] => utility [patent_app_number] => 12/897021 [patent_app_country] => US [patent_app_date] => 2010-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4141 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0083/20120083913.pdf [firstpage_image] =>[orig_patent_app_number] => 12897021 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6125948 [patent_doc_number] => 20110078646 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-31 [patent_title] => 'SUPPORT APPARATUS AND DESIGN SUPPORT METHOD' [patent_app_type] => utility [patent_app_number] => 12/892481 [patent_app_country] => US [patent_app_date] => 2010-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 6651 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0078/20110078646.pdf [firstpage_image] =>[orig_patent_app_number] => 12892481 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8208384 [patent_doc_number] => 08191035 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2012-05-29 [patent_title] => 'Tool with graphical interconnect matrix' [patent_app_type] => utility [patent_app_number] => 12/860629 [patent_app_country] => US [patent_app_date] => 2010-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 8853 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 362 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/191/08191035.pdf [firstpage_image] =>[orig_patent_app_number] => 12860629 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8389145 [patent_doc_number] => 08266556 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-09-11 [patent_title] => 'Fracturing continuous photolithography masks' [patent_app_type] => utility [patent_app_number] => 12/849171 [patent_app_country] => US [patent_app_date] => 2010-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 15 [patent_no_of_words] => 9006 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 257 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12849171 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6032164 [patent_doc_number] => 20110055787 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-03 [patent_title] => 'Interface Configuration System and Method' [patent_app_type] => utility [patent_app_number] => 12/849781 [patent_app_country] => US [patent_app_date] => 2010-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3201 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0055/20110055787.pdf [firstpage_image] =>[orig_patent_app_number] => 12849781 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6032138 [patent_doc_number] => 20110055776 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-03 [patent_title] => 'METHOD OF DESIGNING SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/837061 [patent_app_country] => US [patent_app_date] => 2010-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3670 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0055/20110055776.pdf [firstpage_image] =>[orig_patent_app_number] => 12837061 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6171981 [patent_doc_number] => 20110197172 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-08-11 [patent_title] => 'Design verification apparatus and design verification program' [patent_app_type] => utility [patent_app_number] => 12/805141 [patent_app_country] => US [patent_app_date] => 2010-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 48 [patent_figures_cnt] => 48 [patent_no_of_words] => 21158 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0197/20110197172.pdf [firstpage_image] =>[orig_patent_app_number] => 12805141 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8319808 [patent_doc_number] => 08234603 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-31 [patent_title] => 'Method for fast estimation of lithographic binding patterns in an integrated circuit layout' [patent_app_type] => utility [patent_app_number] => 12/835891 [patent_app_country] => US [patent_app_date] => 2010-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 19 [patent_no_of_words] => 7496 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 240 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12835891 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8645785 [patent_doc_number] => 08370784 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-02-05 [patent_title] => 'Automatic optimal integrated circuit generator from algorithms and specification' [patent_app_type] => utility [patent_app_number] => 12/835621 [patent_app_country] => US [patent_app_date] => 2010-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6152 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 269 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12835621 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7768476 [patent_doc_number] => 08117586 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-02-14 [patent_title] => 'Printed circuit board layout system and method thereof' [patent_app_type] => utility [patent_app_number] => 12/835701 [patent_app_country] => US [patent_app_date] => 2010-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 1764 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 302 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/117/08117586.pdf [firstpage_image] =>[orig_patent_app_number] => 12835701 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8860551 [patent_doc_number] => 08463097 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-06-11 [patent_title] => 'Planar lightwave circuit, design method for wave propagation circuit, and computer program' [patent_app_type] => utility [patent_app_number] => 12/834561 [patent_app_country] => US [patent_app_date] => 2010-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 44 [patent_figures_cnt] => 54 [patent_no_of_words] => 25139 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 273 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12834561 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10159084 [patent_doc_number] => 09190869 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-11-17 [patent_title] => 'Circuit for operating an auxiliary unit for starting internal combustion engines' [patent_app_type] => utility [patent_app_number] => 13/390659 [patent_app_country] => US [patent_app_date] => 2010-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2586 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13390659 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9990405 [patent_doc_number] => 09035613 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-05-19 [patent_title] => 'Parallel circuit of accumulator lines' [patent_app_type] => utility [patent_app_number] => 13/391867 [patent_app_country] => US [patent_app_date] => 2010-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2160 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13391867 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8655581 [patent_doc_number] => 08375349 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-02-12 [patent_title] => 'Method for constant power density scaling' [patent_app_type] => utility [patent_app_number] => 12/828591 [patent_app_country] => US [patent_app_date] => 2010-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 4330 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 249 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12828591 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9555835 [patent_doc_number] => 08762908 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2014-06-24 [patent_title] => 'Static timing analysis with design-specific on chip variation de-rating factors' [patent_app_type] => utility [patent_app_number] => 12/824194 [patent_app_country] => US [patent_app_date] => 2010-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 8708 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12824194 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8561939 [patent_doc_number] => 08336010 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2012-12-18 [patent_title] => 'Design-specific on chip variation de-rating factors for static timing analysis of integrated circuits' [patent_app_type] => utility [patent_app_number] => 12/824191 [patent_app_country] => US [patent_app_date] => 2010-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 8764 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12824191 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6466001 [patent_doc_number] => 20100146468 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-10 [patent_title] => 'SYSTEM AND METHOD FOR DESIGNING MULTIPLE CLOCK DOMAIN CIRCUITS' [patent_app_type] => utility [patent_app_number] => 12/706470 [patent_app_country] => US [patent_app_date] => 2010-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7573 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0146/20100146468.pdf [firstpage_image] =>[orig_patent_app_number] => 12706470 [rel_patent_id] =>[rel_patent_doc_number] =>)