Michael James Carey

Array ( [id] => 5353392 [patent_doc_number] => 20090184736 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-23 [patent_title] => 'FLEXIBLE WAVEFORM GENERATOR WITH EXTENDED RANGE CAPABILITY' [patent_app_type] => utility [patent_app_number] => 12/179712 [patent_app_country] => US [patent_app_date] => 2008-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5232 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0184/20090184736.pdf [firstpage_image] =>[orig_patent_app_number] => 12179712 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4444243 [patent_doc_number] => 07928773 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-04-19 [patent_title] => 'Multiple frequency synchronized phase clock generator' [patent_app_type] => utility [patent_app_number] => 12/169631 [patent_app_country] => US [patent_app_date] => 2008-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 9761 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/928/07928773.pdf [firstpage_image] =>[orig_patent_app_number] => 12169631 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 169976 [patent_doc_number] => 07667507 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-02-23 [patent_title] => 'Edge-timing adjustment circuit' [patent_app_type] => utility [patent_app_number] => 12/146663 [patent_app_country] => US [patent_app_date] => 2008-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2622 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/667/07667507.pdf [firstpage_image] =>[orig_patent_app_number] => 12146663 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 229405 [patent_doc_number] => 07602220 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-10-13 [patent_title] => 'Resistor-input transconductor including common-mode compensation' [patent_app_type] => utility [patent_app_number] => 12/145475 [patent_app_country] => US [patent_app_date] => 2008-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 4289 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/602/07602220.pdf [firstpage_image] =>[orig_patent_app_number] => 12145475 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 163610 [patent_doc_number] => 07671650 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-03-02 [patent_title] => 'Timing vernier using a delay locked loop' [patent_app_type] => utility [patent_app_number] => 12/144186 [patent_app_country] => US [patent_app_date] => 2008-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6432 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/671/07671650.pdf [firstpage_image] =>[orig_patent_app_number] => 12144186 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1077518 [patent_doc_number] => 07616035 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-11-10 [patent_title] => 'Charge pump for PLL/DLL' [patent_app_type] => utility [patent_app_number] => 12/214053 [patent_app_country] => US [patent_app_date] => 2008-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6003 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/616/07616035.pdf [firstpage_image] =>[orig_patent_app_number] => 12214053 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1077518 [patent_doc_number] => 07616035 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-11-10 [patent_title] => 'Charge pump for PLL/DLL' [patent_app_type] => utility [patent_app_number] => 12/214053 [patent_app_country] => US [patent_app_date] => 2008-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6003 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/616/07616035.pdf [firstpage_image] =>[orig_patent_app_number] => 12214053 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 221550 [patent_doc_number] => 07609096 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-10-27 [patent_title] => 'Frequency synthesizer and method for constructing the same' [patent_app_type] => utility [patent_app_number] => 12/138936 [patent_app_country] => US [patent_app_date] => 2008-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 13 [patent_no_of_words] => 4479 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/609/07609096.pdf [firstpage_image] =>[orig_patent_app_number] => 12138936 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5420242 [patent_doc_number] => 20090146697 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-11 [patent_title] => 'CIRCUIT FOR BUFFERING HAVING A COUPLER' [patent_app_type] => utility [patent_app_number] => 12/137127 [patent_app_country] => US [patent_app_date] => 2008-06-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2749 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0146/20090146697.pdf [firstpage_image] =>[orig_patent_app_number] => 12137127 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6386107 [patent_doc_number] => 20100176847 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-15 [patent_title] => 'VOLTAGE-CURRENT CONVERTER AND FILTER CIRCUIT USING SAME' [patent_app_type] => utility [patent_app_number] => 12/602548 [patent_app_country] => US [patent_app_date] => 2008-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 8701 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0176/20100176847.pdf [firstpage_image] =>[orig_patent_app_number] => 12602548 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4539808 [patent_doc_number] => 07888973 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-02-15 [patent_title] => 'Matrix time-to-digital conversion frequency synthesizer' [patent_app_type] => utility [patent_app_number] => 12/133119 [patent_app_country] => US [patent_app_date] => 2008-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7291 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 60 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/888/07888973.pdf [firstpage_image] =>[orig_patent_app_number] => 12133119 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4488867 [patent_doc_number] => 07902888 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-03-08 [patent_title] => 'Charge pump with reduced current mismatch' [patent_app_type] => utility [patent_app_number] => 12/121740 [patent_app_country] => US [patent_app_date] => 2008-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 6384 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/902/07902888.pdf [firstpage_image] =>[orig_patent_app_number] => 12121740 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4811122 [patent_doc_number] => 20080191753 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-08-14 [patent_title] => 'Methods and Systems for Locally Generating Non-Integral Divided Clocks with Centralized State Machines' [patent_app_type] => utility [patent_app_number] => 12/106533 [patent_app_country] => US [patent_app_date] => 2008-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 4852 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0191/20080191753.pdf [firstpage_image] =>[orig_patent_app_number] => 12106533 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4577021 [patent_doc_number] => 07859317 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-12-28 [patent_title] => 'Low power high slew non-linear amplifier for use in clock generation circuitry for noisy environments' [patent_app_type] => utility [patent_app_number] => 12/104386 [patent_app_country] => US [patent_app_date] => 2008-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 17 [patent_no_of_words] => 7768 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/859/07859317.pdf [firstpage_image] =>[orig_patent_app_number] => 12104386 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4884467 [patent_doc_number] => 20080258799 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-10-23 [patent_title] => 'HIGH FREQUENCY SWITCHING CIRCUIT' [patent_app_type] => utility [patent_app_number] => 12/099858 [patent_app_country] => US [patent_app_date] => 2008-04-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 8250 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0258/20080258799.pdf [firstpage_image] =>[orig_patent_app_number] => 12099858 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5567819 [patent_doc_number] => 20090251197 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-08 [patent_title] => 'Simplified Circuit to Use a Normally Conducting Circuit Element That Requires a Normally Blocking Circuit Element' [patent_app_type] => utility [patent_app_number] => 12/099372 [patent_app_country] => US [patent_app_date] => 2008-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3762 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0251/20090251197.pdf [firstpage_image] =>[orig_patent_app_number] => 12099372 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4953036 [patent_doc_number] => 20080186060 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-08-07 [patent_title] => 'CIRCUIT FOR MATCHING SEMICONDUCTOR DEVICE BEHAVIOR' [patent_app_type] => utility [patent_app_number] => 12/099232 [patent_app_country] => US [patent_app_date] => 2008-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3938 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0186/20080186060.pdf [firstpage_image] =>[orig_patent_app_number] => 12099232 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6483378 [patent_doc_number] => 20100214003 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-26 [patent_title] => 'Signal Transformation Arrangement and Method for Signal Transformation' [patent_app_type] => utility [patent_app_number] => 12/531670 [patent_app_country] => US [patent_app_date] => 2008-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6639 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0214/20100214003.pdf [firstpage_image] =>[orig_patent_app_number] => 12531670 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 278541 [patent_doc_number] => 07557619 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-07-07 [patent_title] => 'Digital frequency synthesis' [patent_app_type] => utility [patent_app_number] => 12/045640 [patent_app_country] => US [patent_app_date] => 2008-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5140 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/557/07557619.pdf [firstpage_image] =>[orig_patent_app_number] => 12045640 [rel_patent_id] =>[rel_patent_doc_number] =>)