![](/images/general/no_picture/200_user.png)
Michael N Opsasnick
Examiner (ID: 6059, Phone: (571)272-7623 , Office: P/2658 )
Most Active Art Unit | 2658 |
Art Unit(s) | 2308, 2658, 2655, 2654, 2626, 2748, 2645, 2741 |
Total Applications | 1543 |
Issued Applications | 1175 |
Pending Applications | 145 |
Abandoned Applications | 223 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 18038613
[patent_doc_number] => 20220382829
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => SPARSE MATRIX MULTIPLICATION IN HARDWARE
[patent_app_type] => utility
[patent_app_number] => 17/329259
[patent_app_country] => US
[patent_app_date] => 2021-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12581
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17329259
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/329259 | SPARSE MATRIX MULTIPLICATION IN HARDWARE | May 24, 2021 | Pending |
Array
(
[id] => 17984533
[patent_doc_number] => 20220350570
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-03
[patent_title] => PIPELINED HARDWARE TO ACCELERATE MODULAR ARITHMETIC OPERATIONS
[patent_app_type] => utility
[patent_app_number] => 17/242351
[patent_app_country] => US
[patent_app_date] => 2021-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13142
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17242351
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/242351 | PIPELINED HARDWARE TO ACCELERATE MODULAR ARITHMETIC OPERATIONS | Apr 27, 2021 | Pending |
Array
(
[id] => 16996115
[patent_doc_number] => 20210234535
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-29
[patent_title] => FILTERING METHOD AND DEVICE OF FILTER, FILTER AND STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 17/230107
[patent_app_country] => US
[patent_app_date] => 2021-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7755
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17230107
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/230107 | FILTERING METHOD AND DEVICE OF FILTER, FILTER AND STORAGE MEDIUM | Apr 13, 2021 | Pending |
Array
(
[id] => 17915941
[patent_doc_number] => 20220318337
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => CLASSIFICATION OF ORDERED DATA USING CUMULATIVE SUM ENCODING
[patent_app_type] => utility
[patent_app_number] => 17/218561
[patent_app_country] => US
[patent_app_date] => 2021-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7277
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 287
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17218561
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/218561 | CLASSIFICATION OF ORDERED DATA USING CUMULATIVE SUM ENCODING | Mar 30, 2021 | Pending |
Array
(
[id] => 17143999
[patent_doc_number] => 20210312012
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-07
[patent_title] => NEURAL NETWORK DEVICE, METHOD OF OPERATING THE NEURAL NETWORK DEVICE, AND APPLICATION PROCESSOR INCLUDING THE NEURAL NETWORK DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/217398
[patent_app_country] => US
[patent_app_date] => 2021-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12843
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17217398
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/217398 | NEURAL NETWORK DEVICE, METHOD OF OPERATING THE NEURAL NETWORK DEVICE, AND APPLICATION PROCESSOR INCLUDING THE NEURAL NETWORK DEVICE | Mar 29, 2021 | Pending |
Array
(
[id] => 17899463
[patent_doc_number] => 20220309125
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-29
[patent_title] => DATA COMPRESSOR FOR APPROXIMATION OF MATRICES FOR MATRIX MULTIPLY OPERATIONS
[patent_app_type] => utility
[patent_app_number] => 17/214779
[patent_app_country] => US
[patent_app_date] => 2021-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7264
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17214779
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/214779 | DATA COMPRESSOR FOR APPROXIMATION OF MATRICES FOR MATRIX MULTIPLY OPERATIONS | Mar 25, 2021 | Pending |
Array
(
[id] => 17899174
[patent_doc_number] => 20220308836
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-29
[patent_title] => ACTIVELY STABILIZED RANDOM NUMBER GENERATOR
[patent_app_type] => utility
[patent_app_number] => 17/209680
[patent_app_country] => US
[patent_app_date] => 2021-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2800
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17209680
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/209680 | ACTIVELY STABILIZED RANDOM NUMBER GENERATOR | Mar 22, 2021 | Pending |
Array
(
[id] => 17128498
[patent_doc_number] => 20210303267
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-30
[patent_title] => METHOD OF DATA PROCESSING, CORRESPONDING MAC CIRCUIT, DSP SYSTEM AND COMPUTER PROGRAM PRODUCT
[patent_app_type] => utility
[patent_app_number] => 17/203591
[patent_app_country] => US
[patent_app_date] => 2021-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6927
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 271
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17203591
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/203591 | METHOD OF DATA PROCESSING, CORRESPONDING MAC CIRCUIT, DSP SYSTEM AND COMPUTER PROGRAM PRODUCT | Mar 15, 2021 | Pending |
Array
(
[id] => 17476120
[patent_doc_number] => 20220083624
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-17
[patent_title] => INVERSE ELEMENT ARITHMETIC APPARATUS AND MEMORY SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/197256
[patent_app_country] => US
[patent_app_date] => 2021-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14851
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 538
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17197256
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/197256 | INVERSE ELEMENT ARITHMETIC APPARATUS AND MEMORY SYSTEM | Mar 9, 2021 | Pending |
Array
(
[id] => 17869163
[patent_doc_number] => 20220291900
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-15
[patent_title] => Analog Adders For Multi-bit MAC Arrays In Reconfigurable Analog Based Neural Networks
[patent_app_type] => utility
[patent_app_number] => 17/197359
[patent_app_country] => US
[patent_app_date] => 2021-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 27288
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17197359
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/197359 | Analog Adders For Multi-bit MAC Arrays In Reconfigurable Analog Based Neural Networks | Mar 9, 2021 | Pending |
Array
(
[id] => 17870437
[patent_doc_number] => 20220293174
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-15
[patent_title] => RESISTIVE MEMORY DEVICE FOR MATRIX-VECTOR MULTIPLICATIONS
[patent_app_type] => utility
[patent_app_number] => 17/196568
[patent_app_country] => US
[patent_app_date] => 2021-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6467
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17196568
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/196568 | RESISTIVE MEMORY DEVICE FOR MATRIX-VECTOR MULTIPLICATIONS | Mar 8, 2021 | Pending |
Array
(
[id] => 17009280
[patent_doc_number] => 20210240441
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-05
[patent_title] => COMPUTATION IN-MEMORY USING 6-TRANSISTOR BIT CELLS
[patent_app_type] => utility
[patent_app_number] => 17/162694
[patent_app_country] => US
[patent_app_date] => 2021-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15301
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17162694
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/162694 | COMPUTATION IN-MEMORY USING 6-TRANSISTOR BIT CELLS | Jan 28, 2021 | Pending |
Array
(
[id] => 17809621
[patent_doc_number] => 20220261456
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-18
[patent_title] => COMPUTING PARTIAL MATRICES AT HARDWARE ACCELERATOR
[patent_app_type] => utility
[patent_app_number] => 17/149619
[patent_app_country] => US
[patent_app_date] => 2021-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7404
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17149619
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/149619 | COMPUTING PARTIAL MATRICES AT HARDWARE ACCELERATOR | Jan 13, 2021 | Pending |
Array
(
[id] => 17736860
[patent_doc_number] => 20220222319
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-14
[patent_title] => COMPRESSED MATRIX WITH SPARSITY METADATA
[patent_app_type] => utility
[patent_app_number] => 17/149643
[patent_app_country] => US
[patent_app_date] => 2021-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7060
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17149643
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/149643 | COMPRESSED MATRIX WITH SPARSITY METADATA | Jan 13, 2021 | Pending |
Array
(
[id] => 16887982
[patent_doc_number] => 20210174179
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-10
[patent_title] => ARITHMETIC APPARATUS, OPERATING METHOD THEREOF, AND NEURAL NETWORK PROCESSOR
[patent_app_type] => utility
[patent_app_number] => 16/989391
[patent_app_country] => US
[patent_app_date] => 2020-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9574
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16989391
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/989391 | ARITHMETIC APPARATUS, OPERATING METHOD THEREOF, AND NEURAL NETWORK PROCESSOR | Aug 9, 2020 | Pending |
Array
(
[id] => 16902866
[patent_doc_number] => 20210181782
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-17
[patent_title] => Optical Signal Processing Device
[patent_app_type] => utility
[patent_app_number] => 17/268777
[patent_app_country] => US
[patent_app_date] => 2019-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3679
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17268777
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/268777 | Optical Signal Processing Device | Aug 13, 2019 | Pending |