
Michael P. Lapage
Examiner (ID: 569, Phone: (571)270-3833 , Office: P/2886 )
| Most Active Art Unit | 2886 |
| Art Unit(s) | 2886, 2877 |
| Total Applications | 976 |
| Issued Applications | 754 |
| Pending Applications | 67 |
| Abandoned Applications | 182 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10247603
[patent_doc_number] => 20150132599
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-14
[patent_title] => 'ELECTRODE OF METALLIC MATERIAL, AND GYROLASER COMPRISING AT LEAST ONE SUCH ELECTRODE'
[patent_app_type] => utility
[patent_app_number] => 14/534589
[patent_app_country] => US
[patent_app_date] => 2014-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1834
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14534589
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/534589 | ELECTRODE OF METALLIC MATERIAL, AND GYROLASER COMPRISING AT LEAST ONE SUCH ELECTRODE | Nov 5, 2014 | Abandoned |
Array
(
[id] => 10219951
[patent_doc_number] => 20150104944
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-16
[patent_title] => 'METHOD OF FORMING PATTERNS FOR SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/276502
[patent_app_country] => US
[patent_app_date] => 2014-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6275
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14276502
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/276502 | METHOD OF FORMING PATTERNS FOR SEMICONDUCTOR DEVICE | May 12, 2014 | Abandoned |
Array
(
[id] => 9446318
[patent_doc_number] => 20140117486
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-05-01
[patent_title] => 'SOLID-STATE IMAGE PICKUP DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/142646
[patent_app_country] => US
[patent_app_date] => 2013-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7526
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14142646
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/142646 | Solid-state image pickup device | Dec 26, 2013 | Issued |
Array
(
[id] => 10929805
[patent_doc_number] => 20140332826
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-11-13
[patent_title] => 'THIN FILM TRANSISTOR SUBSTRATE AND DISPLAY APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 14/140427
[patent_app_country] => US
[patent_app_date] => 2013-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5262
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14140427
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/140427 | Thin film transistor substrate and display apparatus | Dec 23, 2013 | Issued |
Array
(
[id] => 9064972
[patent_doc_number] => 20130256728
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-03
[patent_title] => 'LIGHT EMITTING DEVICE PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 13/835362
[patent_app_country] => US
[patent_app_date] => 2013-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3216
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13835362
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/835362 | LIGHT EMITTING DEVICE PACKAGE | Mar 14, 2013 | Abandoned |
Array
(
[id] => 9209483
[patent_doc_number] => 20140008660
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-09
[patent_title] => 'MATERIALS, STRUCTURES, AND METHODS FOR OPTICAL AND ELECTRICAL III-NITRIDE SEMICONDUCTOR DEVICES'
[patent_app_type] => utility
[patent_app_number] => 13/831350
[patent_app_country] => US
[patent_app_date] => 2013-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 16274
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13831350
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/831350 | MATERIALS, STRUCTURES, AND METHODS FOR OPTICAL AND ELECTRICAL III-NITRIDE SEMICONDUCTOR DEVICES | Mar 13, 2013 | Abandoned |
Array
(
[id] => 9565852
[patent_doc_number] => 20140183565
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-03
[patent_title] => 'Light-Emitting Module Board and Manufacturing Method of the Light-Emitting Module Board'
[patent_app_type] => utility
[patent_app_number] => 13/795120
[patent_app_country] => US
[patent_app_date] => 2013-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6377
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13795120
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/795120 | Light-Emitting Module Board and Manufacturing Method of the Light-Emitting Module Board | Mar 11, 2013 | Abandoned |
Array
(
[id] => 9716610
[patent_doc_number] => 20140252309
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-11
[patent_title] => 'VISIBLE-LIGHT LIGHT EMITTING DIODE FOR HIGH-SPEED VEHICLE COMMUNICATION'
[patent_app_type] => utility
[patent_app_number] => 13/790939
[patent_app_country] => US
[patent_app_date] => 2013-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2661
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13790939
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/790939 | VISIBLE-LIGHT LIGHT EMITTING DIODE FOR HIGH-SPEED VEHICLE COMMUNICATION | Mar 7, 2013 | Abandoned |
Array
(
[id] => 9515287
[patent_doc_number] => 20140151779
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-05
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/780927
[patent_app_country] => US
[patent_app_date] => 2013-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4459
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13780927
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/780927 | SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME | Feb 27, 2013 | Abandoned |
Array
(
[id] => 9013824
[patent_doc_number] => 20130228788
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-05
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/776927
[patent_app_country] => US
[patent_app_date] => 2013-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7294
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13776927
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/776927 | SEMICONDUCTOR DEVICE | Feb 25, 2013 | Abandoned |
Array
(
[id] => 9047220
[patent_doc_number] => 08541774
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-24
[patent_title] => 'Hybrid CMOS technology with nanowire devices and double gated planar devices'
[patent_app_type] => utility
[patent_app_number] => 13/605076
[patent_app_country] => US
[patent_app_date] => 2012-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 22
[patent_no_of_words] => 7228
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 268
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13605076
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/605076 | Hybrid CMOS technology with nanowire devices and double gated planar devices | Sep 5, 2012 | Issued |
Array
(
[id] => 8414430
[patent_doc_number] => 20120241929
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-09-27
[patent_title] => 'LEADFRAME-BASED MOLD ARRAY PACKAGE HEAT SPREADER AND FABRICATION METHOD THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 13/492765
[patent_app_country] => US
[patent_app_date] => 2012-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5707
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13492765
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/492765 | Leadframe-based mold array package heat spreader and fabrication method therefor | Jun 7, 2012 | Issued |
Array
(
[id] => 9100194
[patent_doc_number] => 08564073
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-10-22
[patent_title] => 'Programmable connection and isolation of active regions in an integrated circuit using ambiguous features to confuse a reverse engineer'
[patent_app_type] => utility
[patent_app_number] => 13/423155
[patent_app_country] => US
[patent_app_date] => 2012-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 5632
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13423155
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/423155 | Programmable connection and isolation of active regions in an integrated circuit using ambiguous features to confuse a reverse engineer | Mar 15, 2012 | Issued |
Array
(
[id] => 8049535
[patent_doc_number] => 20120074504
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-29
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/289111
[patent_app_country] => US
[patent_app_date] => 2011-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3132
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0074/20120074504.pdf
[firstpage_image] =>[orig_patent_app_number] => 13289111
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/289111 | SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME | Nov 3, 2011 | Abandoned |
Array
(
[id] => 8198505
[patent_doc_number] => 20120122261
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-17
[patent_title] => ' CMOS IMAGER PHOTODIODE WITH ENHANCED CAPACITANCE'
[patent_app_type] => utility
[patent_app_number] => 13/288686
[patent_app_country] => US
[patent_app_date] => 2011-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5212
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0122/20120122261.pdf
[firstpage_image] =>[orig_patent_app_number] => 13288686
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/288686 | CMOS imager photodiode with enhanced capacitance | Nov 2, 2011 | Issued |
Array
(
[id] => 7773100
[patent_doc_number] => 20120037992
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-16
[patent_title] => 'PRINTED TFT AND TFT ARRAY WITH SELF-ALIGNED GATE'
[patent_app_type] => utility
[patent_app_number] => 13/280407
[patent_app_country] => US
[patent_app_date] => 2011-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4579
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0037/20120037992.pdf
[firstpage_image] =>[orig_patent_app_number] => 13280407
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/280407 | Printed TFT and TFT array with self-aligned gate | Oct 24, 2011 | Issued |
Array
(
[id] => 8647168
[patent_doc_number] => 20130032898
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-02-07
[patent_title] => 'METAL-GATE/HIGH-k/GE MOSFET WITH LASER ANNEALING AND FABRICATION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/198874
[patent_app_country] => US
[patent_app_date] => 2011-08-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 2731
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13198874
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/198874 | METAL-GATE/HIGH-k/GE MOSFET WITH LASER ANNEALING AND FABRICATION METHOD THEREOF | Aug 4, 2011 | Abandoned |
Array
(
[id] => 8180025
[patent_doc_number] => 20120112221
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-10
[patent_title] => 'LED PACKAGE STRUCTURE AND MANUFACTURING METHOD FOR THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/190157
[patent_app_country] => US
[patent_app_date] => 2011-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1269
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0112/20120112221.pdf
[firstpage_image] =>[orig_patent_app_number] => 13190157
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/190157 | LED PACKAGE STRUCTURE AND MANUFACTURING METHOD FOR THE SAME | Jul 24, 2011 | Abandoned |
Array
(
[id] => 8470391
[patent_doc_number] => 08299570
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-30
[patent_title] => 'Efuse containing sige stack'
[patent_app_type] => utility
[patent_app_number] => 13/189016
[patent_app_country] => US
[patent_app_date] => 2011-07-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 19
[patent_no_of_words] => 3632
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13189016
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/189016 | Efuse containing sige stack | Jul 21, 2011 | Issued |
Array
(
[id] => 7573627
[patent_doc_number] => 20110269283
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-11-03
[patent_title] => 'High Voltage Transistor with Improved Driving Current'
[patent_app_type] => utility
[patent_app_number] => 13/180194
[patent_app_country] => US
[patent_app_date] => 2011-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3560
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0269/20110269283.pdf
[firstpage_image] =>[orig_patent_app_number] => 13180194
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/180194 | High voltage transistor with improved driving current | Jul 10, 2011 | Issued |