Michael Robert Reid

Array ( [id] => 4606394 [patent_doc_number] => 07987380 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-07-26 [patent_title] => 'Methods and apparatus to detect voltage class of a circuit' [patent_app_type] => utility [patent_app_number] => 11/691875 [patent_app_country] => US [patent_app_date] => 2007-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6369 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/987/07987380.pdf [firstpage_image] =>[orig_patent_app_number] => 11691875 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4741873 [patent_doc_number] => 20080235526 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-25 [patent_title] => 'POWER-SAVING CLOCKING TECHNIQUE' [patent_app_type] => utility [patent_app_number] => 11/690659 [patent_app_country] => US [patent_app_date] => 2007-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2263 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0235/20080235526.pdf [firstpage_image] =>[orig_patent_app_number] => 11690659 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4741875 [patent_doc_number] => 20080235528 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-09-25 [patent_title] => 'PROGRESSIVE POWER CONTROL OF A MULTI-PORT MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 11/690642 [patent_app_country] => US [patent_app_date] => 2007-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3377 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0235/20080235528.pdf [firstpage_image] =>[orig_patent_app_number] => 11690642 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 136436 [patent_doc_number] => 07702933 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-04-20 [patent_title] => 'Multiprocessor power-on switch circuit' [patent_app_type] => utility [patent_app_number] => 11/699548 [patent_app_country] => US [patent_app_date] => 2007-01-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2018 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/702/07702933.pdf [firstpage_image] =>[orig_patent_app_number] => 11699548 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7510402 [patent_doc_number] => 08037291 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-10-11 [patent_title] => 'Master boot record management' [patent_app_type] => utility [patent_app_number] => 11/699252 [patent_app_country] => US [patent_app_date] => 2007-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2458 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/037/08037291.pdf [firstpage_image] =>[orig_patent_app_number] => 11699252 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9258 [patent_doc_number] => 07814360 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-10-12 [patent_title] => 'Synchronizing cluster time to a master node with a faster clock' [patent_app_type] => utility [patent_app_number] => 11/698605 [patent_app_country] => US [patent_app_date] => 2007-01-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5470 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/814/07814360.pdf [firstpage_image] =>[orig_patent_app_number] => 11698605 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 404255 [patent_doc_number] => 07293186 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-11-06 [patent_title] => 'Thermal and power management for computer systems' [patent_app_type] => utility [patent_app_number] => 11/654337 [patent_app_country] => US [patent_app_date] => 2007-01-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 5907 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/293/07293186.pdf [firstpage_image] =>[orig_patent_app_number] => 11654337 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4747365 [patent_doc_number] => 20080091967 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-04-17 [patent_title] => 'Method for generating programmable data rate from a single clock' [patent_app_type] => utility [patent_app_number] => 11/649740 [patent_app_country] => US [patent_app_date] => 2007-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2968 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0091/20080091967.pdf [firstpage_image] =>[orig_patent_app_number] => 11649740 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5064883 [patent_doc_number] => 20070226525 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-09-27 [patent_title] => 'Apparatus and method for controlling power of fixing unit' [patent_app_type] => utility [patent_app_number] => 11/649286 [patent_app_country] => US [patent_app_date] => 2007-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3882 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0226/20070226525.pdf [firstpage_image] =>[orig_patent_app_number] => 11649286 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5221422 [patent_doc_number] => 20070162734 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-07-12 [patent_title] => 'Initializing circuit, initializing apparatus and initializing method for intializing an apparatus' [patent_app_type] => utility [patent_app_number] => 11/649209 [patent_app_country] => US [patent_app_date] => 2007-01-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2553 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0162/20070162734.pdf [firstpage_image] =>[orig_patent_app_number] => 11649209 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4754878 [patent_doc_number] => 20080162954 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-03 [patent_title] => 'Selectively powered data interfaces' [patent_app_type] => utility [patent_app_number] => 11/649326 [patent_app_country] => US [patent_app_date] => 2006-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4529 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0162/20080162954.pdf [firstpage_image] =>[orig_patent_app_number] => 11649326 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4754892 [patent_doc_number] => 20080162968 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-03 [patent_title] => 'Wake interval adjustment based on charge level' [patent_app_type] => utility [patent_app_number] => 11/648235 [patent_app_country] => US [patent_app_date] => 2006-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5152 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0162/20080162968.pdf [firstpage_image] =>[orig_patent_app_number] => 11648235 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4755125 [patent_doc_number] => 20080163201 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-07-03 [patent_title] => 'Apparatuses for launching a program application' [patent_app_type] => utility [patent_app_number] => 11/647758 [patent_app_country] => US [patent_app_date] => 2006-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7153 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0163/20080163201.pdf [firstpage_image] =>[orig_patent_app_number] => 11647758 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 48853 [patent_doc_number] => 07779282 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-08-17 [patent_title] => 'Maintaining network connectivity while operating in low power mode' [patent_app_type] => utility [patent_app_number] => 11/648522 [patent_app_country] => US [patent_app_date] => 2006-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4688 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/779/07779282.pdf [firstpage_image] =>[orig_patent_app_number] => 11648522 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 96960 [patent_doc_number] => 07734942 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-06-08 [patent_title] => 'Enabling idle states for a component associated with an interconnect' [patent_app_type] => utility [patent_app_number] => 11/646932 [patent_app_country] => US [patent_app_date] => 2006-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5106 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/734/07734942.pdf [firstpage_image] =>[orig_patent_app_number] => 11646932 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 48724 [patent_doc_number] => 07779244 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-08-17 [patent_title] => 'Multi-socket boot' [patent_app_type] => utility [patent_app_number] => 11/647542 [patent_app_country] => US [patent_app_date] => 2006-12-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 5501 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/779/07779244.pdf [firstpage_image] =>[orig_patent_app_number] => 11647542 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4712948 [patent_doc_number] => 20080301474 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-04 [patent_title] => 'Performance Analysis Based System Level Power Management' [patent_app_type] => utility [patent_app_number] => 12/158996 [patent_app_country] => US [patent_app_date] => 2006-12-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3746 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0301/20080301474.pdf [firstpage_image] =>[orig_patent_app_number] => 12158996 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4761256 [patent_doc_number] => 20080313482 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-18 [patent_title] => 'Power Partitioning Memory Banks' [patent_app_type] => utility [patent_app_number] => 12/158983 [patent_app_country] => US [patent_app_date] => 2006-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2869 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0313/20080313482.pdf [firstpage_image] =>[orig_patent_app_number] => 12158983 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4951297 [patent_doc_number] => 20080307423 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-11 [patent_title] => 'Schedule Based Cache/Memory Power Minimization Technique' [patent_app_type] => utility [patent_app_number] => 12/158806 [patent_app_country] => US [patent_app_date] => 2006-12-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1590 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0307/20080307423.pdf [firstpage_image] =>[orig_patent_app_number] => 12158806 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 118272 [patent_doc_number] => 07716506 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-05-11 [patent_title] => 'Apparatus, method, and system for dynamically selecting power down level' [patent_app_type] => utility [patent_app_number] => 11/611118 [patent_app_country] => US [patent_app_date] => 2006-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2877 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/716/07716506.pdf [firstpage_image] =>[orig_patent_app_number] => 11611118 [rel_patent_id] =>[rel_patent_doc_number] =>)