
Michael Robert Reid
Examiner (ID: 6592, Phone: (313)446-4859 , Office: P/3753 )
| Most Active Art Unit | 3753 |
| Art Unit(s) | 3753 |
| Total Applications | 832 |
| Issued Applications | 616 |
| Pending Applications | 106 |
| Abandoned Applications | 154 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4996137
[patent_doc_number] => 20070011482
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-01-11
[patent_title] => 'Clock generator, radio receiver using the same, function system, and sensing system'
[patent_app_type] => utility
[patent_app_number] => 11/438589
[patent_app_country] => US
[patent_app_date] => 2006-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5134
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0011/20070011482.pdf
[firstpage_image] =>[orig_patent_app_number] => 11438589
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/438589 | Clock generator, radio receiver using the same, function system, and sensing system | May 21, 2006 | Abandoned |
Array
(
[id] => 294179
[patent_doc_number] => 07546479
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-09
[patent_title] => 'Robust power sequencing management solution for notebook computers'
[patent_app_type] => utility
[patent_app_number] => 11/438578
[patent_app_country] => US
[patent_app_date] => 2006-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3987
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/546/07546479.pdf
[firstpage_image] =>[orig_patent_app_number] => 11438578
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/438578 | Robust power sequencing management solution for notebook computers | May 21, 2006 | Issued |
Array
(
[id] => 5029613
[patent_doc_number] => 20070271060
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-22
[patent_title] => 'Buffer compensation activation'
[patent_app_type] => utility
[patent_app_number] => 11/438406
[patent_app_country] => US
[patent_app_date] => 2006-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4197
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0271/20070271060.pdf
[firstpage_image] =>[orig_patent_app_number] => 11438406
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/438406 | Buffer compensation activation | May 21, 2006 | Abandoned |
Array
(
[id] => 188663
[patent_doc_number] => 07647517
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-01-12
[patent_title] => 'PCI express system and method of transitioning link state including adjusting threshold idle time according to a requirement of data transmission'
[patent_app_type] => utility
[patent_app_number] => 11/403853
[patent_app_country] => US
[patent_app_date] => 2006-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 2527
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/647/07647517.pdf
[firstpage_image] =>[orig_patent_app_number] => 11403853
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/403853 | PCI express system and method of transitioning link state including adjusting threshold idle time according to a requirement of data transmission | Apr 13, 2006 | Issued |
Array
(
[id] => 5679456
[patent_doc_number] => 20060184812
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-08-17
[patent_title] => 'Method and apparatus for reducing the power consumed by a computer system'
[patent_app_type] => utility
[patent_app_number] => 11/402527
[patent_app_country] => US
[patent_app_date] => 2006-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4079
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0184/20060184812.pdf
[firstpage_image] =>[orig_patent_app_number] => 11402527
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/402527 | Method and apparatus for reducing the power consumed by a computer system | Apr 10, 2006 | Issued |
Array
(
[id] => 358551
[patent_doc_number] => 07490256
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-02-10
[patent_title] => 'Identifying a target processor idle state'
[patent_app_type] => utility
[patent_app_number] => 11/397782
[patent_app_country] => US
[patent_app_date] => 2006-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5799
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/490/07490256.pdf
[firstpage_image] =>[orig_patent_app_number] => 11397782
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/397782 | Identifying a target processor idle state | Apr 3, 2006 | Issued |
Array
(
[id] => 7690010
[patent_doc_number] => 20070234023
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-04
[patent_title] => 'Computer platform system control unit data programming control method and system'
[patent_app_type] => utility
[patent_app_number] => 11/392188
[patent_app_country] => US
[patent_app_date] => 2006-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2511
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0234/20070234023.pdf
[firstpage_image] =>[orig_patent_app_number] => 11392188
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/392188 | Computer platform system control unit data programming control method and system | Mar 27, 2006 | Issued |
Array
(
[id] => 7690011
[patent_doc_number] => 20070234022
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-04
[patent_title] => 'Storing files for operating system restoration'
[patent_app_type] => utility
[patent_app_number] => 11/391593
[patent_app_country] => US
[patent_app_date] => 2006-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2582
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0234/20070234022.pdf
[firstpage_image] =>[orig_patent_app_number] => 11391593
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/391593 | Storing files for operating system restoration | Mar 27, 2006 | Issued |
Array
(
[id] => 7690004
[patent_doc_number] => 20070234029
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-04
[patent_title] => 'Methods and apparatus for context sensitive component dispatch management'
[patent_app_type] => utility
[patent_app_number] => 11/391041
[patent_app_country] => US
[patent_app_date] => 2006-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2757
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0234/20070234029.pdf
[firstpage_image] =>[orig_patent_app_number] => 11391041
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/391041 | Methods and apparatus for context sensitive component dispatch management | Mar 27, 2006 | Abandoned |
Array
(
[id] => 288546
[patent_doc_number] => 07552351
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-23
[patent_title] => 'System for controlling sequential startup of hard disks'
[patent_app_type] => utility
[patent_app_number] => 11/389437
[patent_app_country] => US
[patent_app_date] => 2006-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 4528
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 463
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/552/07552351.pdf
[firstpage_image] =>[orig_patent_app_number] => 11389437
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/389437 | System for controlling sequential startup of hard disks | Mar 22, 2006 | Issued |
Array
(
[id] => 7598082
[patent_doc_number] => 07584371
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-09-01
[patent_title] => 'POL system architecture with analog bus'
[patent_app_type] => utility
[patent_app_number] => 11/389573
[patent_app_country] => US
[patent_app_date] => 2006-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3517
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/584/07584371.pdf
[firstpage_image] =>[orig_patent_app_number] => 11389573
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/389573 | POL system architecture with analog bus | Mar 16, 2006 | Issued |
Array
(
[id] => 5852952
[patent_doc_number] => 20060236143
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-19
[patent_title] => 'Communication control apparatus, communication control system, power-saving control method, power-saving control program, and recording medium for recording the program'
[patent_app_type] => utility
[patent_app_number] => 11/375105
[patent_app_country] => US
[patent_app_date] => 2006-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 8535
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0236/20060236143.pdf
[firstpage_image] =>[orig_patent_app_number] => 11375105
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/375105 | Two controller communication control apparatus with power-saving control and power-saving control method | Mar 14, 2006 | Issued |
Array
(
[id] => 5789029
[patent_doc_number] => 20060206737
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-09-14
[patent_title] => 'Processor with variable wake-up and sleep latency and method for managing power therein'
[patent_app_type] => utility
[patent_app_number] => 11/373208
[patent_app_country] => US
[patent_app_date] => 2006-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4830
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0206/20060206737.pdf
[firstpage_image] =>[orig_patent_app_number] => 11373208
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/373208 | Processor with variable wake-up and sleep latency and method for managing power therein | Mar 12, 2006 | Issued |
Array
(
[id] => 4973104
[patent_doc_number] => 20070113107
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-17
[patent_title] => 'Control device'
[patent_app_type] => utility
[patent_app_number] => 11/373158
[patent_app_country] => US
[patent_app_date] => 2006-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2191
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0113/20070113107.pdf
[firstpage_image] =>[orig_patent_app_number] => 11373158
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/373158 | Control device | Mar 12, 2006 | Abandoned |
Array
(
[id] => 5260714
[patent_doc_number] => 20070214347
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-13
[patent_title] => 'Method and apparatus for performing staged memory initialization'
[patent_app_type] => utility
[patent_app_number] => 11/374586
[patent_app_country] => US
[patent_app_date] => 2006-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4006
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0214/20070214347.pdf
[firstpage_image] =>[orig_patent_app_number] => 11374586
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/374586 | Method and apparatus for performing staged memory initialization | Mar 12, 2006 | Abandoned |
Array
(
[id] => 5663139
[patent_doc_number] => 20060253735
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-09
[patent_title] => 'Method and system for conserving battery power of mesh points in a mesh network'
[patent_app_type] => utility
[patent_app_number] => 11/371592
[patent_app_country] => US
[patent_app_date] => 2006-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2888
[patent_no_of_claims] => 57
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0253/20060253735.pdf
[firstpage_image] =>[orig_patent_app_number] => 11371592
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/371592 | Method and system for conserving battery power of mesh points in a mesh network | Mar 8, 2006 | Abandoned |
Array
(
[id] => 5235765
[patent_doc_number] => 20070127921
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-06-07
[patent_title] => 'Average time extraction by multiplication'
[patent_app_type] => utility
[patent_app_number] => 11/369591
[patent_app_country] => US
[patent_app_date] => 2006-03-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 9582
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0127/20070127921.pdf
[firstpage_image] =>[orig_patent_app_number] => 11369591
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/369591 | Average time extraction by multiplication | Mar 6, 2006 | Abandoned |
Array
(
[id] => 5789023
[patent_doc_number] => 20060206734
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-09-14
[patent_title] => 'Electronic apparatus having electric power saving function'
[patent_app_type] => utility
[patent_app_number] => 11/362765
[patent_app_country] => US
[patent_app_date] => 2006-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4874
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0206/20060206734.pdf
[firstpage_image] =>[orig_patent_app_number] => 11362765
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/362765 | Electronic apparatus having electric power saving function | Feb 27, 2006 | Issued |
Array
(
[id] => 284046
[patent_doc_number] => 07555659
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-30
[patent_title] => 'Low power memory architecture'
[patent_app_type] => utility
[patent_app_number] => 11/363251
[patent_app_country] => US
[patent_app_date] => 2006-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6437
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/555/07555659.pdf
[firstpage_image] =>[orig_patent_app_number] => 11363251
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/363251 | Low power memory architecture | Feb 27, 2006 | Issued |
Array
(
[id] => 5006613
[patent_doc_number] => 20070204186
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-30
[patent_title] => 'Processor with flexible clock configuaration'
[patent_app_type] => utility
[patent_app_number] => 11/361820
[patent_app_country] => US
[patent_app_date] => 2006-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5099
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0204/20070204186.pdf
[firstpage_image] =>[orig_patent_app_number] => 11361820
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/361820 | Processor with flexible clock configuration | Feb 23, 2006 | Issued |