
Michael Robert Reid
Examiner (ID: 6592, Phone: (313)446-4859 , Office: P/3753 )
| Most Active Art Unit | 3753 |
| Art Unit(s) | 3753 |
| Total Applications | 832 |
| Issued Applications | 616 |
| Pending Applications | 106 |
| Abandoned Applications | 154 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 799055
[patent_doc_number] => 07428649
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-09-23
[patent_title] => 'Power supply delivery for leakage suppression modes'
[patent_app_type] => utility
[patent_app_number] => 10/620470
[patent_app_country] => US
[patent_app_date] => 2003-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 2433
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/428/07428649.pdf
[firstpage_image] =>[orig_patent_app_number] => 10620470
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/620470 | Power supply delivery for leakage suppression modes | Jul 14, 2003 | Issued |
Array
(
[id] => 7177815
[patent_doc_number] => 20050189967
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-01
[patent_title] => 'GENERALIZED PRE-CHARGE CLOCK CIRCUIT FOR PULSED DOMINO GATES'
[patent_app_type] => utility
[patent_app_number] => 10/616373
[patent_app_country] => US
[patent_app_date] => 2003-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2662
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0189/20050189967.pdf
[firstpage_image] =>[orig_patent_app_number] => 10616373
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/616373 | Generalized pre-charge clock circuit for pulsed domino gates | Jul 7, 2003 | Issued |
Array
(
[id] => 7449266
[patent_doc_number] => 20040268105
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-12-30
[patent_title] => 'Resetting multiple cells within a partition of a multiple partition computer system'
[patent_app_type] => new
[patent_app_number] => 10/606462
[patent_app_country] => US
[patent_app_date] => 2003-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3496
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0268/20040268105.pdf
[firstpage_image] =>[orig_patent_app_number] => 10606462
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/606462 | Resetting multiple cells within a partition of a multiple partition computer system | Jun 25, 2003 | Issued |
Array
(
[id] => 823441
[patent_doc_number] => 07409566
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-08-05
[patent_title] => 'Methods and apparatus for controlling power supplied to a remote device through a network cable'
[patent_app_type] => utility
[patent_app_number] => 10/464179
[patent_app_country] => US
[patent_app_date] => 2003-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6210
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/409/07409566.pdf
[firstpage_image] =>[orig_patent_app_number] => 10464179
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/464179 | Methods and apparatus for controlling power supplied to a remote device through a network cable | Jun 17, 2003 | Issued |
Array
(
[id] => 7446448
[patent_doc_number] => 20040003307
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-01-01
[patent_title] => 'Information processing apparatus and power supply control method'
[patent_app_type] => new
[patent_app_number] => 10/461501
[patent_app_country] => US
[patent_app_date] => 2003-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5874
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0003/20040003307.pdf
[firstpage_image] =>[orig_patent_app_number] => 10461501
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/461501 | Information processing apparatus and power supply control method | Jun 15, 2003 | Abandoned |
Array
(
[id] => 7460535
[patent_doc_number] => 20040068670
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-08
[patent_title] => 'Disk array device and method of supplying power to disk array device'
[patent_app_type] => new
[patent_app_number] => 10/463723
[patent_app_country] => US
[patent_app_date] => 2003-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8356
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0068/20040068670.pdf
[firstpage_image] =>[orig_patent_app_number] => 10463723
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/463723 | Disk array device and method of supplying power to disk array device | Jun 15, 2003 | Issued |
Array
(
[id] => 623379
[patent_doc_number] => 07143304
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-11-28
[patent_title] => 'Method and apparatus for enhancing the speed of a synchronous bus'
[patent_app_type] => utility
[patent_app_number] => 10/452678
[patent_app_country] => US
[patent_app_date] => 2003-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4658
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/143/07143304.pdf
[firstpage_image] =>[orig_patent_app_number] => 10452678
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/452678 | Method and apparatus for enhancing the speed of a synchronous bus | May 29, 2003 | Issued |
Array
(
[id] => 5695831
[patent_doc_number] => 20060155978
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-07-13
[patent_title] => 'Method for initialising programmable systems'
[patent_app_type] => utility
[patent_app_number] => 10/525688
[patent_app_country] => US
[patent_app_date] => 2003-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2973
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0155/20060155978.pdf
[firstpage_image] =>[orig_patent_app_number] => 10525688
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/525688 | Method for initialising programmable systems | May 27, 2003 | Abandoned |
Array
(
[id] => 7437173
[patent_doc_number] => 20040230849
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-11-18
[patent_title] => 'Power saving in FPU with gated power based on opcodes and data'
[patent_app_type] => new
[patent_app_number] => 10/439037
[patent_app_country] => US
[patent_app_date] => 2003-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 2901
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0230/20040230849.pdf
[firstpage_image] =>[orig_patent_app_number] => 10439037
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/439037 | Power saving in FPU with gated power based on opcodes and data | May 14, 2003 | Issued |
Array
(
[id] => 1221581
[patent_doc_number] => 06708212
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-03-16
[patent_title] => 'Network surveillance'
[patent_app_type] => B2
[patent_app_number] => 10/429607
[patent_app_country] => US
[patent_app_date] => 2003-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 7844
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/708/06708212.pdf
[firstpage_image] =>[orig_patent_app_number] => 10429607
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/429607 | Network surveillance | May 4, 2003 | Issued |
Array
(
[id] => 4576729
[patent_doc_number] => 07822962
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-10-26
[patent_title] => 'Application software configured to work with two operating systems'
[patent_app_type] => utility
[patent_app_number] => 10/429645
[patent_app_country] => US
[patent_app_date] => 2003-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4496
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/822/07822962.pdf
[firstpage_image] =>[orig_patent_app_number] => 10429645
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/429645 | Application software configured to work with two operating systems | May 4, 2003 | Issued |
Array
(
[id] => 7292764
[patent_doc_number] => 20040212634
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-28
[patent_title] => 'System and method for configuring capabilities of printed circuit boards'
[patent_app_type] => new
[patent_app_number] => 10/423253
[patent_app_country] => US
[patent_app_date] => 2003-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5144
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0212/20040212634.pdf
[firstpage_image] =>[orig_patent_app_number] => 10423253
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/423253 | System and method for configuring capabilities of printed circuit boards | Apr 24, 2003 | Issued |
Array
(
[id] => 929641
[patent_doc_number] => 07315954
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-01-01
[patent_title] => 'Hardware switching apparatus for soft power-down and remote power-up'
[patent_app_type] => utility
[patent_app_number] => 10/394355
[patent_app_country] => US
[patent_app_date] => 2003-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3816
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/315/07315954.pdf
[firstpage_image] =>[orig_patent_app_number] => 10394355
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/394355 | Hardware switching apparatus for soft power-down and remote power-up | Mar 20, 2003 | Issued |
Array
(
[id] => 7379908
[patent_doc_number] => 20040179382
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-16
[patent_title] => 'Voltage set point control scheme'
[patent_app_type] => new
[patent_app_number] => 10/388829
[patent_app_country] => US
[patent_app_date] => 2003-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3157
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0179/20040179382.pdf
[firstpage_image] =>[orig_patent_app_number] => 10388829
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/388829 | Voltage set point control scheme | Mar 13, 2003 | Issued |
Array
(
[id] => 7440801
[patent_doc_number] => 20040163002
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-19
[patent_title] => 'Memory system including independent isolated power for each memory module'
[patent_app_type] => new
[patent_app_number] => 10/370386
[patent_app_country] => US
[patent_app_date] => 2003-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4127
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0163/20040163002.pdf
[firstpage_image] =>[orig_patent_app_number] => 10370386
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/370386 | Memory system including independent isolated power for each memory module | Feb 17, 2003 | Issued |
Array
(
[id] => 6836205
[patent_doc_number] => 20030163751
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-08-28
[patent_title] => 'System for distributing clock signal with a rise rate such that signals appearing at first and second output terminals have substantially no signal skew'
[patent_app_type] => new
[patent_app_number] => 10/365546
[patent_app_country] => US
[patent_app_date] => 2003-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 4790
[patent_no_of_claims] => 73
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0163/20030163751.pdf
[firstpage_image] =>[orig_patent_app_number] => 10365546
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/365546 | System for distributing clock signal with a rise rate such that signals appearing at first and second output terminals have substantially no signal skew | Feb 12, 2003 | Issued |
Array
(
[id] => 7226617
[patent_doc_number] => 20040156398
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-12
[patent_title] => 'Reduction of data skew in parallel processing circuits'
[patent_app_type] => new
[patent_app_number] => 10/364763
[patent_app_country] => US
[patent_app_date] => 2003-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3379
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0156/20040156398.pdf
[firstpage_image] =>[orig_patent_app_number] => 10364763
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/364763 | Reduction of data skew in parallel processing circuits | Feb 10, 2003 | Issued |
Array
(
[id] => 666997
[patent_doc_number] => 07103762
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-09-05
[patent_title] => 'Using a cache and data transfer methodology to control real-time process data in a PXE pre-boot manufacturing environment'
[patent_app_type] => utility
[patent_app_number] => 10/248618
[patent_app_country] => US
[patent_app_date] => 2003-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4778
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/103/07103762.pdf
[firstpage_image] =>[orig_patent_app_number] => 10248618
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/248618 | Using a cache and data transfer methodology to control real-time process data in a PXE pre-boot manufacturing environment | Jan 30, 2003 | Issued |
Array
(
[id] => 799039
[patent_doc_number] => 07428633
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-09-23
[patent_title] => 'Embedded device and method of initializing the same'
[patent_app_type] => utility
[patent_app_number] => 10/347347
[patent_app_country] => US
[patent_app_date] => 2003-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 2951
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 231
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/428/07428633.pdf
[firstpage_image] =>[orig_patent_app_number] => 10347347
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/347347 | Embedded device and method of initializing the same | Jan 20, 2003 | Issued |
Array
(
[id] => 6726389
[patent_doc_number] => 20030208701
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-11-06
[patent_title] => 'Information processing apparatus, and information processing program storage medium'
[patent_app_type] => new
[patent_app_number] => 10/338668
[patent_app_country] => US
[patent_app_date] => 2003-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 6200
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0208/20030208701.pdf
[firstpage_image] =>[orig_patent_app_number] => 10338668
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/338668 | System for executing prescribed process during operating system is in sleep state using information stored in common area | Jan 8, 2003 | Issued |