| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 4391993
[patent_doc_number] => 06289442
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-09-11
[patent_title] => 'Circuit and method for tagging and invalidating speculatively executed instructions'
[patent_app_type] => 1
[patent_app_number] => 9/166037
[patent_app_country] => US
[patent_app_date] => 1998-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 7303
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/289/06289442.pdf
[firstpage_image] =>[orig_patent_app_number] => 166037
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/166037 | Circuit and method for tagging and invalidating speculatively executed instructions | Oct 4, 1998 | Issued |
Array
(
[id] => 4291852
[patent_doc_number] => 06247074
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-06-12
[patent_title] => 'Portable computer with telephone line switching function and an expansion system and method for use therewith'
[patent_app_type] => 1
[patent_app_number] => 9/165360
[patent_app_country] => US
[patent_app_date] => 1998-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3786
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/247/06247074.pdf
[firstpage_image] =>[orig_patent_app_number] => 165360
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/165360 | Portable computer with telephone line switching function and an expansion system and method for use therewith | Oct 1, 1998 | Issued |
Array
(
[id] => 4260080
[patent_doc_number] => 06167480
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-12-26
[patent_title] => 'Information packet reception indicator for reducing the utilization of a host system processor unit'
[patent_app_type] => 1
[patent_app_number] => 9/165950
[patent_app_country] => US
[patent_app_date] => 1998-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 24
[patent_no_of_words] => 19229
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/167/06167480.pdf
[firstpage_image] =>[orig_patent_app_number] => 165950
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/165950 | Information packet reception indicator for reducing the utilization of a host system processor unit | Oct 1, 1998 | Issued |
Array
(
[id] => 4411923
[patent_doc_number] => 06298393
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-10-02
[patent_title] => 'Industrial control systems having input/output circuits with programmable input/output characteristics'
[patent_app_type] => 1
[patent_app_number] => 9/165014
[patent_app_country] => US
[patent_app_date] => 1998-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 13
[patent_no_of_words] => 7774
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/298/06298393.pdf
[firstpage_image] =>[orig_patent_app_number] => 165014
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/165014 | Industrial control systems having input/output circuits with programmable input/output characteristics | Sep 29, 1998 | Issued |
Array
(
[id] => 1549494
[patent_doc_number] => 06374314
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-04-16
[patent_title] => 'METHOD FOR MANAGING STORAGE OF DATA BY STORING BUFFER POINTERS OF DATA COMPRISING A SEQUENCE OF FRAMES IN A MEMORY LOCATION DIFFERENT FROM A MEMORY LOCATION FOR POINTERS OF DATA NOT COMPRISING A SEQUENCE OF FRAMES'
[patent_app_type] => B1
[patent_app_number] => 09/162372
[patent_app_country] => US
[patent_app_date] => 1998-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 16315
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/374/06374314.pdf
[firstpage_image] =>[orig_patent_app_number] => 09162372
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/162372 | METHOD FOR MANAGING STORAGE OF DATA BY STORING BUFFER POINTERS OF DATA COMPRISING A SEQUENCE OF FRAMES IN A MEMORY LOCATION DIFFERENT FROM A MEMORY LOCATION FOR POINTERS OF DATA NOT COMPRISING A SEQUENCE OF FRAMES | Sep 27, 1998 | Issued |
Array
(
[id] => 1466643
[patent_doc_number] => 06351781
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-02-26
[patent_title] => 'Code swapping techniques for a modem implemented on a digital signal processor'
[patent_app_type] => B1
[patent_app_number] => 09/160331
[patent_app_country] => US
[patent_app_date] => 1998-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 34
[patent_no_of_words] => 9559
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/351/06351781.pdf
[firstpage_image] =>[orig_patent_app_number] => 09160331
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/160331 | Code swapping techniques for a modem implemented on a digital signal processor | Sep 24, 1998 | Issued |
Array
(
[id] => 4373655
[patent_doc_number] => 06292846
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-09-18
[patent_title] => 'Interactive data transmission system including information recording and/or reproduction apparatus connected to an electronic control apparatus via a bus'
[patent_app_type] => 1
[patent_app_number] => 9/159997
[patent_app_country] => US
[patent_app_date] => 1998-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 38
[patent_no_of_words] => 11067
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/292/06292846.pdf
[firstpage_image] =>[orig_patent_app_number] => 159997
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/159997 | Interactive data transmission system including information recording and/or reproduction apparatus connected to an electronic control apparatus via a bus | Sep 23, 1998 | Issued |
Array
(
[id] => 4379374
[patent_doc_number] => 06192436
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-02-20
[patent_title] => 'System and method for configuration of electronic devices using a smart card which having configuration data stored therein'
[patent_app_type] => 1
[patent_app_number] => 9/156708
[patent_app_country] => US
[patent_app_date] => 1998-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3136
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/192/06192436.pdf
[firstpage_image] =>[orig_patent_app_number] => 156708
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/156708 | System and method for configuration of electronic devices using a smart card which having configuration data stored therein | Sep 17, 1998 | Issued |
Array
(
[id] => 4323556
[patent_doc_number] => 06189054
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-02-13
[patent_title] => 'System for operating a circulating memory which can be addressed via a write and/or read pointer by outputting a signal upon an occurrence of a jump of the pointer'
[patent_app_type] => 1
[patent_app_number] => 9/156440
[patent_app_country] => US
[patent_app_date] => 1998-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 3763
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/189/06189054.pdf
[firstpage_image] =>[orig_patent_app_number] => 156440
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/156440 | System for operating a circulating memory which can be addressed via a write and/or read pointer by outputting a signal upon an occurrence of a jump of the pointer | Sep 17, 1998 | Issued |
| 09/148228 | METHOD AND APPARATUS FOR COMPARING AN ADDRESS SENT ON A BUS TO A DEVICE'S ASSIGNED ADDRESS OR ADDRESSES | Sep 3, 1998 | Abandoned |
Array
(
[id] => 4311986
[patent_doc_number] => 06237050
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-05-22
[patent_title] => 'Method for controlling components of semiconductor fabricating equipment arranged in a processing line'
[patent_app_type] => 1
[patent_app_number] => 9/148631
[patent_app_country] => US
[patent_app_date] => 1998-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 4611
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/237/06237050.pdf
[firstpage_image] =>[orig_patent_app_number] => 148631
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/148631 | Method for controlling components of semiconductor fabricating equipment arranged in a processing line | Sep 3, 1998 | Issued |
Array
(
[id] => 4256959
[patent_doc_number] => 06145016
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-11-07
[patent_title] => 'System for transferring frame data by transferring the descriptor index data to identify a specified amount of data to be transferred stored in the host computer'
[patent_app_type] => 1
[patent_app_number] => 9/146251
[patent_app_country] => US
[patent_app_date] => 1998-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7925
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/145/06145016.pdf
[firstpage_image] =>[orig_patent_app_number] => 146251
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/146251 | System for transferring frame data by transferring the descriptor index data to identify a specified amount of data to be transferred stored in the host computer | Sep 2, 1998 | Issued |
Array
(
[id] => 7633038
[patent_doc_number] => 06658582
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-12-02
[patent_title] => 'Serial interface circuits having improved data transmitting and receiving capability'
[patent_app_type] => B1
[patent_app_number] => 09/140259
[patent_app_country] => US
[patent_app_date] => 1998-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3190
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 5
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/658/06658582.pdf
[firstpage_image] =>[orig_patent_app_number] => 09140259
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/140259 | Serial interface circuits having improved data transmitting and receiving capability | Aug 25, 1998 | Issued |
Array
(
[id] => 4392421
[patent_doc_number] => 06289469
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-09-11
[patent_title] => 'Semiconductor integrated circuit having a plurality of processing circuits respectively executing necessary processes and a plurality of data holding circuits corresponding to the processing circuits'
[patent_app_type] => 1
[patent_app_number] => 9/139328
[patent_app_country] => US
[patent_app_date] => 1998-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 53
[patent_no_of_words] => 22306
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/289/06289469.pdf
[firstpage_image] =>[orig_patent_app_number] => 139328
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/139328 | Semiconductor integrated circuit having a plurality of processing circuits respectively executing necessary processes and a plurality of data holding circuits corresponding to the processing circuits | Aug 24, 1998 | Issued |
Array
(
[id] => 4316033
[patent_doc_number] => 06199123
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-03-06
[patent_title] => 'Computer system for supporting increased PCI master devices without the requiring additional bridge chips'
[patent_app_type] => 1
[patent_app_number] => 9/126110
[patent_app_country] => US
[patent_app_date] => 1998-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 5790
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/199/06199123.pdf
[firstpage_image] =>[orig_patent_app_number] => 126110
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/126110 | Computer system for supporting increased PCI master devices without the requiring additional bridge chips | Jul 29, 1998 | Issued |
Array
(
[id] => 1526503
[patent_doc_number] => 06353884
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-03-05
[patent_title] => 'System for describing and storing descriptions of hierachical structures using hardware definition files to specify performance, characteristics, part number and name of hardware components'
[patent_app_type] => B1
[patent_app_number] => 09/126023
[patent_app_country] => US
[patent_app_date] => 1998-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 31
[patent_no_of_words] => 5840
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/353/06353884.pdf
[firstpage_image] =>[orig_patent_app_number] => 09126023
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/126023 | System for describing and storing descriptions of hierachical structures using hardware definition files to specify performance, characteristics, part number and name of hardware components | Jul 28, 1998 | Issued |
Array
(
[id] => 4351605
[patent_doc_number] => 06314479
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-11-06
[patent_title] => 'Universal multi-pin plug and display connector for standardizing signals transmitted between a computer and a display for a PC theatre interconnectivity system'
[patent_app_type] => 1
[patent_app_number] => 9/124473
[patent_app_country] => US
[patent_app_date] => 1998-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 11675
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/314/06314479.pdf
[firstpage_image] =>[orig_patent_app_number] => 124473
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/124473 | Universal multi-pin plug and display connector for standardizing signals transmitted between a computer and a display for a PC theatre interconnectivity system | Jul 28, 1998 | Issued |
Array
(
[id] => 4347148
[patent_doc_number] => 06321134
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-11-20
[patent_title] => 'Clustertool system software using plasma immersion ion implantation'
[patent_app_type] => 1
[patent_app_number] => 9/124156
[patent_app_country] => US
[patent_app_date] => 1998-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 22
[patent_no_of_words] => 10475
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/321/06321134.pdf
[firstpage_image] =>[orig_patent_app_number] => 124156
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/124156 | Clustertool system software using plasma immersion ion implantation | Jul 27, 1998 | Issued |
Array
(
[id] => 4334805
[patent_doc_number] => 06243770
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-06-05
[patent_title] => 'Method for determining status of multiple interlocking FIFO buffer structures based on the position of at least one pointer of each of the multiple FIFO buffers'
[patent_app_type] => 1
[patent_app_number] => 9/119663
[patent_app_country] => US
[patent_app_date] => 1998-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2781
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/243/06243770.pdf
[firstpage_image] =>[orig_patent_app_number] => 119663
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/119663 | Method for determining status of multiple interlocking FIFO buffer structures based on the position of at least one pointer of each of the multiple FIFO buffers | Jul 20, 1998 | Issued |
Array
(
[id] => 4424327
[patent_doc_number] => 06266711
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-07-24
[patent_title] => 'System for adding desirable function to a computer from a portable electronic data communication device to control the portable device connected thereto'
[patent_app_type] => 1
[patent_app_number] => 9/120216
[patent_app_country] => US
[patent_app_date] => 1998-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5530
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 239
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/266/06266711.pdf
[firstpage_image] =>[orig_patent_app_number] => 120216
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/120216 | System for adding desirable function to a computer from a portable electronic data communication device to control the portable device connected thereto | Jul 20, 1998 | Issued |