Search

Michael Robert Reid

Examiner (ID: 6592, Phone: (313)446-4859 , Office: P/3753 )

Most Active Art Unit
3753
Art Unit(s)
3753
Total Applications
832
Issued Applications
616
Pending Applications
106
Abandoned Applications
154

Applications

Application numberTitle of the applicationFiling DateStatus
Array ( [id] => 1567515 [patent_doc_number] => 06438684 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-20 [patent_title] => 'Push button shutdown and reset of embedded systems' [patent_app_type] => B1 [patent_app_number] => 08/963403 [patent_app_country] => US [patent_app_date] => 1997-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4208 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 13 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/438/06438684.pdf [firstpage_image] =>[orig_patent_app_number] => 08963403 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/963403
Push button shutdown and reset of embedded systems Nov 2, 1997 Issued
Array ( [id] => 4299016 [patent_doc_number] => 06282640 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-28 [patent_title] => 'Method for improved storage of computer system configuration information' [patent_app_type] => 1 [patent_app_number] => 8/960716 [patent_app_country] => US [patent_app_date] => 1997-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3408 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/282/06282640.pdf [firstpage_image] =>[orig_patent_app_number] => 960716 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/960716
Method for improved storage of computer system configuration information Oct 29, 1997 Issued
Array ( [id] => 4298247 [patent_doc_number] => 06282591 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-28 [patent_title] => 'Information processing apparatus and data transfer apparatus having electric power supplied from a cable interface' [patent_app_type] => 1 [patent_app_number] => 8/954119 [patent_app_country] => US [patent_app_date] => 1997-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 4369 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/282/06282591.pdf [firstpage_image] =>[orig_patent_app_number] => 954119 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/954119
Information processing apparatus and data transfer apparatus having electric power supplied from a cable interface Oct 19, 1997 Issued
Array ( [id] => 4388983 [patent_doc_number] => 06275953 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-14 [patent_title] => 'Recovery from failure of a data processor in a network server' [patent_app_type] => 1 [patent_app_number] => 8/938859 [patent_app_country] => US [patent_app_date] => 1997-09-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 27 [patent_figures_cnt] => 33 [patent_no_of_words] => 20880 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/275/06275953.pdf [firstpage_image] =>[orig_patent_app_number] => 938859 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/938859
Recovery from failure of a data processor in a network server Sep 25, 1997 Issued
Array ( [id] => 1587272 [patent_doc_number] => 06425020 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-23 [patent_title] => 'Systems and methods for passively transferring data across a selected single bus line independent of a control circuitry' [patent_app_type] => B1 [patent_app_number] => 08/843569 [patent_app_country] => US [patent_app_date] => 1997-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4642 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/425/06425020.pdf [firstpage_image] =>[orig_patent_app_number] => 08843569 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/843569
Systems and methods for passively transferring data across a selected single bus line independent of a control circuitry Apr 17, 1997 Issued
Array ( [id] => 4309805 [patent_doc_number] => 06212581 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-03 [patent_title] => 'Method and system for managing a group of computers' [patent_app_type] => 1 [patent_app_number] => 8/787115 [patent_app_country] => US [patent_app_date] => 1997-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 13 [patent_no_of_words] => 20046 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/212/06212581.pdf [firstpage_image] =>[orig_patent_app_number] => 787115 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/787115
Method and system for managing a group of computers Jan 21, 1997 Issued
Array ( [id] => 1429258 [patent_doc_number] => 06513125 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-01-28 [patent_title] => 'Multi-phase multi-access pipeline memory system in which the pipeline memory can decode addresses issued by one processor while simultaneously accessing memory array by other processor' [patent_app_type] => B1 [patent_app_number] => 08/779272 [patent_app_country] => US [patent_app_date] => 1997-01-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 4687 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/513/06513125.pdf [firstpage_image] =>[orig_patent_app_number] => 08779272 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/779272
Multi-phase multi-access pipeline memory system in which the pipeline memory can decode addresses issued by one processor while simultaneously accessing memory array by other processor Jan 5, 1997 Issued
Array ( [id] => 5926349 [patent_doc_number] => 20020116552 [patent_country] => US [patent_kind] => A2 [patent_issue_date] => 2002-08-22 [patent_title] => ' OPTICAL DRIVE CONTROLLER WITH A HOST INTERFACE FOR DIRECT CONNECTION TO AN IDE/ATA DATA BUS\n ' [patent_app_type] => republication-amended [patent_app_number] => 08/673327 [patent_app_country] => US [patent_app_date] => 1996-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 16746 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A2/0116/20020116552.pdf [firstpage_image] =>[orig_patent_app_number] => 08673327 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/673327
Optical drive controller with a host interface for direct connection to an IDE/ATA data bus Jun 27, 1996 Issued
Array ( [id] => 5926349 [patent_doc_number] => 20020116552 [patent_country] => US [patent_kind] => A2 [patent_issue_date] => 2002-08-22 [patent_title] => ' OPTICAL DRIVE CONTROLLER WITH A HOST INTERFACE FOR DIRECT CONNECTION TO AN IDE/ATA DATA BUS\n ' [patent_app_type] => republication-amended [patent_app_number] => 08/673327 [patent_app_country] => US [patent_app_date] => 1996-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 26 [patent_no_of_words] => 16746 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A2/0116/20020116552.pdf [firstpage_image] =>[orig_patent_app_number] => 08673327 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/673327
Optical drive controller with a host interface for direct connection to an IDE/ATA data bus Jun 27, 1996 Issued
Array ( [id] => 4376013 [patent_doc_number] => 06219726 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-17 [patent_title] => 'System for providing access protection on media storage devices by selecting from a set of generated control parameters in accordance with application attributes' [patent_app_type] => 1 [patent_app_number] => 8/281868 [patent_app_country] => US [patent_app_date] => 1994-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3560 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/219/06219726.pdf [firstpage_image] =>[orig_patent_app_number] => 281868 [rel_patent_id] =>[rel_patent_doc_number] =>)
08/281868
System for providing access protection on media storage devices by selecting from a set of generated control parameters in accordance with application attributes Jul 26, 1994 Issued
Menu