
Michael Robert Reid
Examiner (ID: 6592, Phone: (313)446-4859 , Office: P/3753 )
| Most Active Art Unit | 3753 |
| Art Unit(s) | 3753 |
| Total Applications | 832 |
| Issued Applications | 616 |
| Pending Applications | 106 |
| Abandoned Applications | 154 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8918045
[patent_doc_number] => 20130179670
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-07-11
[patent_title] => 'BOOTING METHOD OF MULTIMEDIA DEVICE AND MULTIMEDIA DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/437880
[patent_app_country] => US
[patent_app_date] => 2012-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4282
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13437880
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/437880 | BOOTING METHOD OF MULTIMEDIA DEVICE AND MULTIMEDIA DEVICE | Apr 1, 2012 | Abandoned |
Array
(
[id] => 10091800
[patent_doc_number] => 09128625
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-09-08
[patent_title] => 'Method and system for physical memory reservation for user-space programs'
[patent_app_type] => utility
[patent_app_number] => 13/430152
[patent_app_country] => US
[patent_app_date] => 2012-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 6091
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13430152
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/430152 | Method and system for physical memory reservation for user-space programs | Mar 25, 2012 | Issued |
Array
(
[id] => 8280034
[patent_doc_number] => 20120173906
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-07-05
[patent_title] => 'Optimizing Energy Consumption and Application Performance in a Multi-Core Multi-Threaded Processor System'
[patent_app_type] => utility
[patent_app_number] => 13/416583
[patent_app_country] => US
[patent_app_date] => 2012-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 14055
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13416583
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/416583 | Optimizing energy consumption and application performance in a multi-core multi-threaded processor system | Mar 8, 2012 | Issued |
Array
(
[id] => 10901524
[patent_doc_number] => 08924766
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-30
[patent_title] => 'Analysing timing paths for circuits formed of standard cells'
[patent_app_type] => utility
[patent_app_number] => 13/406796
[patent_app_country] => US
[patent_app_date] => 2012-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 8234
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13406796
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/406796 | Analysing timing paths for circuits formed of standard cells | Feb 27, 2012 | Issued |
Array
(
[id] => 9826061
[patent_doc_number] => 08935557
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-13
[patent_title] => 'Port power switch based lead compensation'
[patent_app_type] => utility
[patent_app_number] => 13/407153
[patent_app_country] => US
[patent_app_date] => 2012-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3763
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13407153
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/407153 | Port power switch based lead compensation | Feb 27, 2012 | Issued |
Array
(
[id] => 8991878
[patent_doc_number] => 20130219159
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-22
[patent_title] => 'SINGLE-WIRE BOOTLOADER FOR TARGET DEVICE WITH SELF-PROGRAMMING CAPABILITY'
[patent_app_type] => utility
[patent_app_number] => 13/402807
[patent_app_country] => US
[patent_app_date] => 2012-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2483
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13402807
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/402807 | Single wire bootloader for target device with self-programming capability | Feb 21, 2012 | Issued |
Array
(
[id] => 10901522
[patent_doc_number] => 08924765
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-30
[patent_title] => 'Method and apparatus for low jitter distributed clock calibration'
[patent_app_type] => utility
[patent_app_number] => 13/401268
[patent_app_country] => US
[patent_app_date] => 2012-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 4279
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13401268
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/401268 | Method and apparatus for low jitter distributed clock calibration | Feb 20, 2012 | Issued |
Array
(
[id] => 8176706
[patent_doc_number] => 20120110371
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-03
[patent_title] => 'SELF-RESTARTING NETWORK DEVICES'
[patent_app_type] => utility
[patent_app_number] => 13/343671
[patent_app_country] => US
[patent_app_date] => 2012-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4834
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0110/20120110371.pdf
[firstpage_image] =>[orig_patent_app_number] => 13343671
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/343671 | Self-restarting network devices | Jan 3, 2012 | Issued |
Array
(
[id] => 8143493
[patent_doc_number] => 20120096296
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-04-19
[patent_title] => 'SYSTEM FOR REDUCING POWER CONSUMPTION IN AN ELECTRONIC CHIP'
[patent_app_type] => utility
[patent_app_number] => 13/340311
[patent_app_country] => US
[patent_app_date] => 2011-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3092
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0096/20120096296.pdf
[firstpage_image] =>[orig_patent_app_number] => 13340311
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/340311 | System for reducing power consumption in an electronic chip | Dec 28, 2011 | Issued |
Array
(
[id] => 9787722
[patent_doc_number] => 20140304542
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-09
[patent_title] => 'REPORT UPDATED THRESHOLD LEVEL BASED ON PARAMETER'
[patent_app_type] => utility
[patent_app_number] => 14/354305
[patent_app_country] => US
[patent_app_date] => 2011-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9316
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14354305
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/354305 | Report updated threshold level based on parameter | Oct 27, 2011 | Issued |
Array
(
[id] => 8494993
[patent_doc_number] => 20120294401
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-22
[patent_title] => 'METHOD OF CALIBRATING SIGNAL SKEWS IN MIPI AND RELATED TRANSMISSION SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/231972
[patent_app_country] => US
[patent_app_date] => 2011-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 3469
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13231972
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/231972 | Method of calibrating signal skews in MIPI and related transmission system | Sep 13, 2011 | Issued |
Array
(
[id] => 9592884
[patent_doc_number] => 08782448
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-15
[patent_title] => 'Communication device for transmitting received start-up signal and power signal for starting up a designated node'
[patent_app_type] => utility
[patent_app_number] => 13/231607
[patent_app_country] => US
[patent_app_date] => 2011-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 29
[patent_no_of_words] => 15927
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13231607
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/231607 | Communication device for transmitting received start-up signal and power signal for starting up a designated node | Sep 12, 2011 | Issued |
Array
(
[id] => 8709920
[patent_doc_number] => 20130067209
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-14
[patent_title] => 'BOOTING DEVICES VIA THE CLOUD'
[patent_app_type] => utility
[patent_app_number] => 13/230245
[patent_app_country] => US
[patent_app_date] => 2011-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9369
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13230245
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/230245 | Booting devices via the cloud | Sep 11, 2011 | Issued |
Array
(
[id] => 9532562
[patent_doc_number] => 08756448
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-17
[patent_title] => 'Computer system and control method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/223516
[patent_app_country] => US
[patent_app_date] => 2011-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4140
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13223516
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/223516 | Computer system and control method thereof | Aug 31, 2011 | Issued |
Array
(
[id] => 7658461
[patent_doc_number] => 20110307730
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-15
[patent_title] => 'Power-Aware Thread Scheduling and Dynamic Use of Processors'
[patent_app_type] => utility
[patent_app_number] => 13/214545
[patent_app_country] => US
[patent_app_date] => 2011-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7880
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0307/20110307730.pdf
[firstpage_image] =>[orig_patent_app_number] => 13214545
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/214545 | Power-aware thread scheduling and dynamic use of processors | Aug 21, 2011 | Issued |
Array
(
[id] => 9378907
[patent_doc_number] => 08683189
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-03-25
[patent_title] => 'On-chip security method and apparatus'
[patent_app_type] => utility
[patent_app_number] => 13/211646
[patent_app_country] => US
[patent_app_date] => 2011-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3339
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13211646
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/211646 | On-chip security method and apparatus | Aug 16, 2011 | Issued |
Array
(
[id] => 9507098
[patent_doc_number] => 08745427
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-03
[patent_title] => 'Memory link power management'
[patent_app_type] => utility
[patent_app_number] => 13/206923
[patent_app_country] => US
[patent_app_date] => 2011-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4648
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13206923
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/206923 | Memory link power management | Aug 9, 2011 | Issued |
Array
(
[id] => 7780623
[patent_doc_number] => 20120042179
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-16
[patent_title] => 'Server Machine, Power-Consumption Control Method, and Network System'
[patent_app_type] => utility
[patent_app_number] => 13/205647
[patent_app_country] => US
[patent_app_date] => 2011-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5642
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0042/20120042179.pdf
[firstpage_image] =>[orig_patent_app_number] => 13205647
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/205647 | Server Machine, Power-Consumption Control Method, and Network System | Aug 8, 2011 | Abandoned |
Array
(
[id] => 8661296
[patent_doc_number] => 20130042125
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-02-14
[patent_title] => 'SYSTEM AND METHOD FOR REDUCING POWER CONSUMPTION IN TELECOMMUNICATION SYSTEMS'
[patent_app_type] => utility
[patent_app_number] => 13/206291
[patent_app_country] => US
[patent_app_date] => 2011-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4315
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13206291
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/206291 | System and method for reducing power consumption in telecommunication systems | Aug 8, 2011 | Issued |
Array
(
[id] => 9611677
[patent_doc_number] => 08788866
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-22
[patent_title] => 'Method and system for reducing thermal load by monitoring and controlling current flow in a portable computing device'
[patent_app_type] => utility
[patent_app_number] => 13/197238
[patent_app_country] => US
[patent_app_date] => 2011-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 13785
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13197238
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/197238 | Method and system for reducing thermal load by monitoring and controlling current flow in a portable computing device | Aug 2, 2011 | Issued |