Michael S. Chambers

Array ( [id] => 894475 [patent_doc_number] => 07350030 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-03-25 [patent_title] => 'High performance chipset prefetcher for interleaved channels' [patent_app_type] => utility [patent_app_number] => 11/172401 [patent_app_country] => US [patent_app_date] => 2005-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3071 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/350/07350030.pdf [firstpage_image] =>[orig_patent_app_number] => 11172401 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5143654 [patent_doc_number] => 20070005870 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-04 [patent_title] => 'Virtualizing memory type' [patent_app_type] => utility [patent_app_number] => 11/171993 [patent_app_country] => US [patent_app_date] => 2005-06-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7889 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0005/20070005870.pdf [firstpage_image] =>[orig_patent_app_number] => 11171993 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5739889 [patent_doc_number] => 20060010280 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-12 [patent_title] => 'Interfacing of functional modules in an on-chip system' [patent_app_type] => utility [patent_app_number] => 11/138885 [patent_app_country] => US [patent_app_date] => 2005-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6229 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0010/20060010280.pdf [firstpage_image] =>[orig_patent_app_number] => 11138885 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 908343 [patent_doc_number] => 07337262 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-02-26 [patent_title] => 'Adaptive read ahead method of data recorded on a sequential media readable via a variable data block size storage device' [patent_app_type] => utility [patent_app_number] => 11/119968 [patent_app_country] => US [patent_app_date] => 2005-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 17 [patent_no_of_words] => 3746 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 251 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/337/07337262.pdf [firstpage_image] =>[orig_patent_app_number] => 11119968 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 921905 [patent_doc_number] => 07325088 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-01-29 [patent_title] => 'Management of indexed registers in a system on a chip' [patent_app_type] => utility [patent_app_number] => 11/120171 [patent_app_country] => US [patent_app_date] => 2005-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 5147 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/325/07325088.pdf [firstpage_image] =>[orig_patent_app_number] => 11120171 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 846181 [patent_doc_number] => 07389391 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-06-17 [patent_title] => 'Memory disposition methods and systems' [patent_app_type] => utility [patent_app_number] => 11/119392 [patent_app_country] => US [patent_app_date] => 2005-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2648 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/389/07389391.pdf [firstpage_image] =>[orig_patent_app_number] => 11119392 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 421274 [patent_doc_number] => 07277983 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-10-02 [patent_title] => 'Method and apparatus for smoothing current transients in a content addressable memory (CAM) device' [patent_app_type] => utility [patent_app_number] => 11/085399 [patent_app_country] => US [patent_app_date] => 2005-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 21 [patent_no_of_words] => 9684 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/277/07277983.pdf [firstpage_image] =>[orig_patent_app_number] => 11085399 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 418172 [patent_doc_number] => 07281104 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-10-09 [patent_title] => 'System and method for online data migration' [patent_app_type] => utility [patent_app_number] => 11/084756 [patent_app_country] => US [patent_app_date] => 2005-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7511 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/281/07281104.pdf [firstpage_image] =>[orig_patent_app_number] => 11084756 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 904843 [patent_doc_number] => 07340563 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-03-04 [patent_title] => 'Data transmission device having the shape of a standard 3.5″ disk' [patent_app_type] => utility [patent_app_number] => 11/084894 [patent_app_country] => US [patent_app_date] => 2005-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4367 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/340/07340563.pdf [firstpage_image] =>[orig_patent_app_number] => 11084894 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5761715 [patent_doc_number] => 20060212660 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-09-21 [patent_title] => 'Method and an apparatus to reduce network utilization in a multiprocessor system' [patent_app_type] => utility [patent_app_number] => 11/084423 [patent_app_country] => US [patent_app_date] => 2005-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4206 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20060212660.pdf [firstpage_image] =>[orig_patent_app_number] => 11084423 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 384654 [patent_doc_number] => 07308536 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-12-11 [patent_title] => 'System bus read data transfers with data ordering control bits' [patent_app_type] => utility [patent_app_number] => 11/041711 [patent_app_country] => US [patent_app_date] => 2005-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 7048 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/308/07308536.pdf [firstpage_image] =>[orig_patent_app_number] => 11041711 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 925025 [patent_doc_number] => 07320053 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-01-15 [patent_title] => 'Banking render cache for multiple access' [patent_app_type] => utility [patent_app_number] => 10/969877 [patent_app_country] => US [patent_app_date] => 2004-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 4392 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/320/07320053.pdf [firstpage_image] =>[orig_patent_app_number] => 10969877 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 444251 [patent_doc_number] => 07260670 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-08-21 [patent_title] => 'Non-volatile semiconductor memory device and electric device with the same' [patent_app_type] => utility [patent_app_number] => 10/865936 [patent_app_country] => US [patent_app_date] => 2004-06-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 29 [patent_no_of_words] => 6428 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 187 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/260/07260670.pdf [firstpage_image] =>[orig_patent_app_number] => 10865936 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 927447 [patent_doc_number] => 07318140 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-01-08 [patent_title] => 'Method and apparatus for dynamic hosting partition page assignment' [patent_app_type] => utility [patent_app_number] => 10/865702 [patent_app_country] => US [patent_app_date] => 2004-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 5708 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/318/07318140.pdf [firstpage_image] =>[orig_patent_app_number] => 10865702 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7384600 [patent_doc_number] => 20040221095 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-11-04 [patent_title] => 'Method and apparatus for memory control circuit' [patent_app_type] => new [patent_app_number] => 10/861074 [patent_app_country] => US [patent_app_date] => 2004-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3087 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 260 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0221/20040221095.pdf [firstpage_image] =>[orig_patent_app_number] => 10861074 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7325235 [patent_doc_number] => 20040252561 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-16 [patent_title] => 'Semiconductor integrated circuit device, IC card, and mobile terminal' [patent_app_type] => new [patent_app_number] => 10/857888 [patent_app_country] => US [patent_app_date] => 2004-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 8379 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0252/20040252561.pdf [firstpage_image] =>[orig_patent_app_number] => 10857888 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7185432 [patent_doc_number] => 20050125622 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-06-09 [patent_title] => 'MEMORY DEVICE CAPABLE OF SUPPORTING SEQUENTIAL MULTIPLE-BYTE READING' [patent_app_type] => utility [patent_app_number] => 10/709792 [patent_app_country] => US [patent_app_date] => 2004-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5823 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0125/20050125622.pdf [firstpage_image] =>[orig_patent_app_number] => 10709792 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6953850 [patent_doc_number] => 20050228945 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-10-13 [patent_title] => 'Disk array apparatus and control method for disk array apparatus' [patent_app_type] => utility [patent_app_number] => 10/855421 [patent_app_country] => US [patent_app_date] => 2004-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 7254 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0228/20050228945.pdf [firstpage_image] =>[orig_patent_app_number] => 10855421 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 659335 [patent_doc_number] => 07111140 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-09-19 [patent_title] => 'Increasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devices' [patent_app_type] => utility [patent_app_number] => 10/832421 [patent_app_country] => US [patent_app_date] => 2004-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 19 [patent_no_of_words] => 13646 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/111/07111140.pdf [firstpage_image] =>[orig_patent_app_number] => 10832421 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6985190 [patent_doc_number] => 20050154821 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-14 [patent_title] => 'Information processing system and management device' [patent_app_type] => utility [patent_app_number] => 10/828306 [patent_app_country] => US [patent_app_date] => 2004-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 18003 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0154/20050154821.pdf [firstpage_image] =>[orig_patent_app_number] => 10828306 [rel_patent_id] =>[rel_patent_doc_number] =>)