Michael S. Chambers

Array ( [id] => 929619 [patent_doc_number] => 07315931 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-01-01 [patent_title] => 'Method for managing an external memory of a microprocessor' [patent_app_type] => utility [patent_app_number] => 10/605165 [patent_app_country] => US [patent_app_date] => 2003-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2733 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 21 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/315/07315931.pdf [firstpage_image] =>[orig_patent_app_number] => 10605165 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 675924 [patent_doc_number] => 07093060 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-15 [patent_title] => 'Access method and architecture of non-volatile random access memory' [patent_app_type] => utility [patent_app_number] => 10/605161 [patent_app_country] => US [patent_app_date] => 2003-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 15 [patent_no_of_words] => 3004 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 141 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/093/07093060.pdf [firstpage_image] =>[orig_patent_app_number] => 10605161 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7360597 [patent_doc_number] => 20040049634 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-11 [patent_title] => 'Unified data sets distributed over multiple I/O-device arrays' [patent_app_type] => new [patent_app_number] => 10/660192 [patent_app_country] => US [patent_app_date] => 2003-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 10641 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0049/20040049634.pdf [firstpage_image] =>[orig_patent_app_number] => 10660192 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7214148 [patent_doc_number] => 20050044327 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-24 [patent_title] => 'Asynchronous, independent and multiple process shared memory system in an adaptive computing architecture' [patent_app_type] => utility [patent_app_number] => 10/644621 [patent_app_country] => US [patent_app_date] => 2003-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 28 [patent_no_of_words] => 18712 [patent_no_of_claims] => 49 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0044/20050044327.pdf [firstpage_image] =>[orig_patent_app_number] => 10644621 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7412362 [patent_doc_number] => 20040024971 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-05 [patent_title] => 'Method and apparatus for write cache flush and fill mechanisms' [patent_app_type] => new [patent_app_number] => 10/631353 [patent_app_country] => US [patent_app_date] => 2003-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4233 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0024/20040024971.pdf [firstpage_image] =>[orig_patent_app_number] => 10631353 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 438342 [patent_doc_number] => 07263575 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-08-28 [patent_title] => 'Electronic control device' [patent_app_type] => utility [patent_app_number] => 10/441172 [patent_app_country] => US [patent_app_date] => 2003-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 1826 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/263/07263575.pdf [firstpage_image] =>[orig_patent_app_number] => 10441172 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 771312 [patent_doc_number] => 07010650 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-03-07 [patent_title] => 'Multiple data management method, computer and storage device therefor' [patent_app_type] => utility [patent_app_number] => 10/442724 [patent_app_country] => US [patent_app_date] => 2003-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 3497 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 205 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/010/07010650.pdf [firstpage_image] =>[orig_patent_app_number] => 10442724 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6731905 [patent_doc_number] => 20030188095 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-02 [patent_title] => 'Method for dynamically determining optimal write speed of optical disk' [patent_app_type] => new [patent_app_number] => 10/404549 [patent_app_country] => US [patent_app_date] => 2003-04-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2011 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0188/20030188095.pdf [firstpage_image] =>[orig_patent_app_number] => 10404549 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7293387 [patent_doc_number] => 20040111557 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-06-10 [patent_title] => 'Updated data write method using journal log' [patent_app_type] => new [patent_app_number] => 10/366361 [patent_app_country] => US [patent_app_date] => 2003-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 8685 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0111/20040111557.pdf [firstpage_image] =>[orig_patent_app_number] => 10366361 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7608119 [patent_doc_number] => 07000081 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-14 [patent_title] => 'Write back and invalidate mechanism for multiple cache lines' [patent_app_type] => utility [patent_app_number] => 10/365665 [patent_app_country] => US [patent_app_date] => 2003-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 8628 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/000/07000081.pdf [firstpage_image] =>[orig_patent_app_number] => 10365665 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 649040 [patent_doc_number] => 07120758 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-10 [patent_title] => 'Technique for improving processor performance' [patent_app_type] => utility [patent_app_number] => 10/365018 [patent_app_country] => US [patent_app_date] => 2003-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6729 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/120/07120758.pdf [firstpage_image] =>[orig_patent_app_number] => 10365018 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 713193 [patent_doc_number] => 07062604 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-06-13 [patent_title] => 'Method and system for five-disk fault tolerance in a disk array' [patent_app_type] => utility [patent_app_number] => 10/365382 [patent_app_country] => US [patent_app_date] => 2003-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 23550 [patent_no_of_claims] => 62 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/062/07062604.pdf [firstpage_image] =>[orig_patent_app_number] => 10365382 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1260461 [patent_doc_number] => 06668309 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-12-23 [patent_title] => 'Snoop blocking for cache coherency' [patent_app_type] => B2 [patent_app_number] => 10/352946 [patent_app_country] => US [patent_app_date] => 2003-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3329 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/668/06668309.pdf [firstpage_image] =>[orig_patent_app_number] => 10352946 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7678296 [patent_doc_number] => 20030196040 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-16 [patent_title] => 'Data cache system' [patent_app_type] => new [patent_app_number] => 10/322846 [patent_app_country] => US [patent_app_date] => 2002-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 30 [patent_no_of_words] => 28053 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 70 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0196/20030196040.pdf [firstpage_image] =>[orig_patent_app_number] => 10322846 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6810462 [patent_doc_number] => 20030200401 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-23 [patent_title] => 'Microcomputer system automatically backing-up data written in storage medium in transceiver, and transceiver connected thereto' [patent_app_type] => new [patent_app_number] => 10/310829 [patent_app_country] => US [patent_app_date] => 2002-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2935 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0200/20030200401.pdf [firstpage_image] =>[orig_patent_app_number] => 10310829 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 450888 [patent_doc_number] => 07254617 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-08-07 [patent_title] => 'Distributed cache between servers of a network' [patent_app_type] => utility [patent_app_number] => 10/313861 [patent_app_country] => US [patent_app_date] => 2002-12-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 5469 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 22 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/254/07254617.pdf [firstpage_image] =>[orig_patent_app_number] => 10313861 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7293371 [patent_doc_number] => 20040111550 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-06-10 [patent_title] => 'Bus interface controller for determining access counts' [patent_app_type] => new [patent_app_number] => 10/313682 [patent_app_country] => US [patent_app_date] => 2002-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3378 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0111/20040111550.pdf [firstpage_image] =>[orig_patent_app_number] => 10313682 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7282281 [patent_doc_number] => 20040064658 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-01 [patent_title] => 'Access control method and apparatus for a raid storage device' [patent_app_type] => new [patent_app_number] => 10/309959 [patent_app_country] => US [patent_app_date] => 2002-12-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3830 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0064/20040064658.pdf [firstpage_image] =>[orig_patent_app_number] => 10309959 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 675967 [patent_doc_number] => 07093084 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-08-15 [patent_title] => 'Memory implementations of shift registers' [patent_app_type] => utility [patent_app_number] => 10/309717 [patent_app_country] => US [patent_app_date] => 2002-12-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4192 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 231 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/093/07093084.pdf [firstpage_image] =>[orig_patent_app_number] => 10309717 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6684887 [patent_doc_number] => 20030120751 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-06-26 [patent_title] => 'System and method for providing virtual network attached storage using excess distributed storage capacity' [patent_app_type] => new [patent_app_number] => 10/301563 [patent_app_country] => US [patent_app_date] => 2002-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 25 [patent_no_of_words] => 20184 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0120/20030120751.pdf [firstpage_image] =>[orig_patent_app_number] => 10301563 [rel_patent_id] =>[rel_patent_doc_number] =>)