
Michael Sun
Examiner (ID: 1348, Phone: (571)270-1724 , Office: P/2184 )
| Most Active Art Unit | 2184 |
| Art Unit(s) | 2184, 2183 |
| Total Applications | 1016 |
| Issued Applications | 892 |
| Pending Applications | 48 |
| Abandoned Applications | 110 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9205564
[patent_doc_number] => 20140004741
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-01-02
[patent_title] => 'EXTERNAL CONTACT CONNECTOR'
[patent_app_type] => utility
[patent_app_number] => 13/945247
[patent_app_country] => US
[patent_app_date] => 2013-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4752
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13945247
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/945247 | External contact connector | Jul 17, 2013 | Issued |
Array
(
[id] => 9150427
[patent_doc_number] => 20130304950
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-14
[patent_title] => 'CONFIGURABLE HEALTH-CARE EQUIPMENT APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 13/940087
[patent_app_country] => US
[patent_app_date] => 2013-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 54
[patent_figures_cnt] => 54
[patent_no_of_words] => 19143
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13940087
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/940087 | Configurable health-care equipment apparatus | Jul 10, 2013 | Issued |
Array
(
[id] => 10651065
[patent_doc_number] => 09367317
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-06-14
[patent_title] => 'Loop streaming detector for standard and complex instruction types'
[patent_app_type] => utility
[patent_app_number] => 13/935363
[patent_app_country] => US
[patent_app_date] => 2013-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 12937
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13935363
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/935363 | Loop streaming detector for standard and complex instruction types | Jul 2, 2013 | Issued |
Array
(
[id] => 11359044
[patent_doc_number] => 09535697
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-03
[patent_title] => 'Register window performance via lazy register fills'
[patent_app_type] => utility
[patent_app_number] => 13/932473
[patent_app_country] => US
[patent_app_date] => 2013-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3403
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13932473
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/932473 | Register window performance via lazy register fills | Jun 30, 2013 | Issued |
Array
(
[id] => 9794925
[patent_doc_number] => 20150006869
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-01
[patent_title] => 'DEBUG METHOD AND DEVICE FOR HANDLING EXCEPTIONS AND INTERRUPTS'
[patent_app_type] => utility
[patent_app_number] => 13/932189
[patent_app_country] => US
[patent_app_date] => 2013-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 11858
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13932189
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/932189 | Debug method and device for handling exceptions and interrupts | Jun 30, 2013 | Issued |
Array
(
[id] => 9794919
[patent_doc_number] => 20150006863
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-01
[patent_title] => 'DEBUG METHOD AND DEVICE FOR PROVIDING INDEXED TRACE MESSAGES'
[patent_app_type] => utility
[patent_app_number] => 13/932183
[patent_app_country] => US
[patent_app_date] => 2013-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 11636
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13932183
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/932183 | Debug method and device for providing indexed trace messages | Jun 30, 2013 | Issued |
Array
(
[id] => 10651072
[patent_doc_number] => 09367325
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-06-14
[patent_title] => 'Common architecture state presentation for processor having processing cores of different types'
[patent_app_type] => utility
[patent_app_number] => 13/931887
[patent_app_country] => US
[patent_app_date] => 2013-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 17
[patent_no_of_words] => 4299
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13931887
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/931887 | Common architecture state presentation for processor having processing cores of different types | Jun 28, 2013 | Issued |
Array
(
[id] => 11019780
[patent_doc_number] => 20160216733
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-07-28
[patent_title] => 'MASS STORAGE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/786276
[patent_app_country] => US
[patent_app_date] => 2013-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3146
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14786276
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/786276 | Mass storage device | May 30, 2013 | Issued |
Array
(
[id] => 10956231
[patent_doc_number] => 20140359253
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-12-04
[patent_title] => 'INCREASING MACROSCALAR INSTRUCTION LEVEL PARALLELISM'
[patent_app_type] => utility
[patent_app_number] => 13/904660
[patent_app_country] => US
[patent_app_date] => 2013-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 11351
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13904660
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/904660 | Increasing macroscalar instruction level parallelism | May 28, 2013 | Issued |
Array
(
[id] => 12933226
[patent_doc_number] => 09830283
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-28
[patent_title] => Multi-mode agent
[patent_app_type] => utility
[patent_app_number] => 14/786822
[patent_app_country] => US
[patent_app_date] => 2013-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5563
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14786822
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/786822 | Multi-mode agent | May 15, 2013 | Issued |
Array
(
[id] => 9998891
[patent_doc_number] => 09043507
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-26
[patent_title] => 'Information processing system'
[patent_app_type] => utility
[patent_app_number] => 13/890951
[patent_app_country] => US
[patent_app_date] => 2013-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8320
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13890951
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/890951 | Information processing system | May 8, 2013 | Issued |
Array
(
[id] => 9623216
[patent_doc_number] => 08793409
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-29
[patent_title] => 'Computer system'
[patent_app_type] => utility
[patent_app_number] => 13/888846
[patent_app_country] => US
[patent_app_date] => 2013-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 3837
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 316
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13888846
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/888846 | Computer system | May 6, 2013 | Issued |
Array
(
[id] => 9820782
[patent_doc_number] => 08930585
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-06
[patent_title] => 'USB host controller and scheduling methods thereof'
[patent_app_type] => utility
[patent_app_number] => 13/888608
[patent_app_country] => US
[patent_app_date] => 2013-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5553
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13888608
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/888608 | USB host controller and scheduling methods thereof | May 6, 2013 | Issued |
Array
(
[id] => 10602972
[patent_doc_number] => 09323536
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-04-26
[patent_title] => 'Identification of missing call and return instructions for management of a return address stack'
[patent_app_type] => utility
[patent_app_number] => 13/875704
[patent_app_country] => US
[patent_app_date] => 2013-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4580
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13875704
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/875704 | Identification of missing call and return instructions for management of a return address stack | May 1, 2013 | Issued |
Array
(
[id] => 9150490
[patent_doc_number] => 20130305013
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-14
[patent_title] => 'MICROPROCESSOR THAT MAKES 64-BIT GENERAL PURPOSE REGISTERS AVAILABLE IN MSR ADDRESS SPACE WHILE OPERATING IN NON-64-BIT MODE'
[patent_app_type] => utility
[patent_app_number] => 13/874838
[patent_app_country] => US
[patent_app_date] => 2013-05-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 30926
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13874838
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/874838 | Microprocessor that makes 64-bit general purpose registers available in MSR address space while operating in non-64-bit mode | Apr 30, 2013 | Issued |
Array
(
[id] => 11359041
[patent_doc_number] => 09535693
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-01-03
[patent_title] => 'Signal processing circuit'
[patent_app_type] => utility
[patent_app_number] => 13/864834
[patent_app_country] => US
[patent_app_date] => 2013-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 20
[patent_no_of_words] => 14422
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13864834
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/864834 | Signal processing circuit | Apr 16, 2013 | Issued |
Array
(
[id] => 10913665
[patent_doc_number] => 20140316684
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-23
[patent_title] => 'MULTIPLE ENGINE SEQUENCER'
[patent_app_type] => utility
[patent_app_number] => 13/864413
[patent_app_country] => US
[patent_app_date] => 2013-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7447
[patent_no_of_claims] => 50
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13864413
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/864413 | Multiple engine sequencer | Apr 16, 2013 | Issued |
Array
(
[id] => 9017355
[patent_doc_number] => 20130232319
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-05
[patent_title] => 'INFORMATION PROCESSING SYSTEM, ROUTING METHOD AND PROGRAM'
[patent_app_type] => utility
[patent_app_number] => 13/862858
[patent_app_country] => US
[patent_app_date] => 2013-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6822
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13862858
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/862858 | INFORMATION PROCESSING SYSTEM, ROUTING METHOD AND PROGRAM | Apr 14, 2013 | Abandoned |
Array
(
[id] => 9109879
[patent_doc_number] => 20130283011
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-24
[patent_title] => 'Computer Program Instruction Analysis'
[patent_app_type] => utility
[patent_app_number] => 13/862796
[patent_app_country] => US
[patent_app_date] => 2013-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3559
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13862796
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/862796 | Computer program instruction analysis | Apr 14, 2013 | Issued |
Array
(
[id] => 9571998
[patent_doc_number] => 20140189711
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-07-03
[patent_title] => 'COOPERATIVE THREAD ARRAY GRANULARITY CONTEXT SWITCH DURING TRAP HANDLING'
[patent_app_type] => utility
[patent_app_number] => 13/863286
[patent_app_country] => US
[patent_app_date] => 2013-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 10629
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13863286
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/863286 | Cooperative thread array granularity context switch during trap handling | Apr 14, 2013 | Issued |