
Michael Sun
Examiner (ID: 370)
| Most Active Art Unit | 2184 |
| Art Unit(s) | 2184, 2183 |
| Total Applications | 1044 |
| Issued Applications | 910 |
| Pending Applications | 47 |
| Abandoned Applications | 111 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19259523
[patent_doc_number] => 12019577
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-25
[patent_title] => Latency reduction for link speed switching in multiple lane data links
[patent_app_type] => utility
[patent_app_number] => 17/960050
[patent_app_country] => US
[patent_app_date] => 2022-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 21
[patent_no_of_words] => 13378
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17960050
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/960050 | Latency reduction for link speed switching in multiple lane data links | Oct 3, 2022 | Issued |
Array
(
[id] => 18160924
[patent_doc_number] => 20230027516
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-26
[patent_title] => METHOD AND APPARATUS TO PERFORM PACKET SWITCHING BETWEEN SERVICES ON DIFFERENT PROCESSORS IN A COMPUTE NODE IN A SERVER
[patent_app_type] => utility
[patent_app_number] => 17/957723
[patent_app_country] => US
[patent_app_date] => 2022-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11275
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17957723
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/957723 | METHOD AND APPARATUS TO PERFORM PACKET SWITCHING BETWEEN SERVICES ON DIFFERENT PROCESSORS IN A COMPUTE NODE IN A SERVER | Sep 29, 2022 | Pending |
Array
(
[id] => 19443305
[patent_doc_number] => 12093571
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2024-09-17
[patent_title] => Accelerating request/response protocols
[patent_app_type] => utility
[patent_app_number] => 17/937167
[patent_app_country] => US
[patent_app_date] => 2022-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 15986
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17937167
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/937167 | Accelerating request/response protocols | Sep 29, 2022 | Issued |
Array
(
[id] => 18143323
[patent_doc_number] => 20230017171
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => Identification and Classification of Write Stream Priority
[patent_app_type] => utility
[patent_app_number] => 17/948059
[patent_app_country] => US
[patent_app_date] => 2022-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8298
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17948059
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/948059 | Identification and classification of write stream priority | Sep 18, 2022 | Issued |
Array
(
[id] => 18422400
[patent_doc_number] => 20230176864
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-06-08
[patent_title] => PARALLEL PROCESSING APPARATUS AND COMPUTER-READABLE RECORDING MEDIUM STORING PARALLEL PROCESSING PROGRAM
[patent_app_type] => utility
[patent_app_number] => 17/932866
[patent_app_country] => US
[patent_app_date] => 2022-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10333
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 263
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17932866
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/932866 | PARALLEL PROCESSING APPARATUS AND COMPUTER-READABLE RECORDING MEDIUM STORING PARALLEL PROCESSING PROGRAM | Sep 15, 2022 | Abandoned |
Array
(
[id] => 18124768
[patent_doc_number] => 20230010380
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-12
[patent_title] => PLC FOR PROVIDING SPACE-EFFICIENT INPUT/OUTPUT INTERFACE
[patent_app_type] => utility
[patent_app_number] => 17/932411
[patent_app_country] => US
[patent_app_date] => 2022-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3490
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17932411
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/932411 | PLC for providing space-efficient input/output interface | Sep 14, 2022 | Issued |
Array
(
[id] => 18095691
[patent_doc_number] => 20220414032
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-29
[patent_title] => MEMORY DEVICE SUPPORTING A HIGH-EFFICIENT INPUT/OUTPUT INTERFACE AND A MEMORY SYSTEM INCLUDING THE MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/903240
[patent_app_country] => US
[patent_app_date] => 2022-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18679
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17903240
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/903240 | Memory device supporting a high-efficient input/output interface and a memory system including the memory device | Sep 5, 2022 | Issued |
Array
(
[id] => 19917859
[patent_doc_number] => 12293229
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-06
[patent_title] => Artificial intelligence accelerator device
[patent_app_type] => utility
[patent_app_number] => 17/900471
[patent_app_country] => US
[patent_app_date] => 2022-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 11726
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17900471
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/900471 | Artificial intelligence accelerator device | Aug 30, 2022 | Issued |
Array
(
[id] => 20610010
[patent_doc_number] => 12585612
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-24
[patent_title] => Memory device with embedded deep learning accelerator in multi-client environment
[patent_app_type] => utility
[patent_app_number] => 17/899531
[patent_app_country] => US
[patent_app_date] => 2022-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9507
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17899531
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/899531 | Memory device with embedded deep learning accelerator in multi-client environment | Aug 29, 2022 | Issued |
Array
(
[id] => 19045722
[patent_doc_number] => 11934836
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-19
[patent_title] => Shadow cache for securing conditional speculative instruction execution
[patent_app_type] => utility
[patent_app_number] => 17/888410
[patent_app_country] => US
[patent_app_date] => 2022-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 5139
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17888410
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/888410 | Shadow cache for securing conditional speculative instruction execution | Aug 14, 2022 | Issued |
Array
(
[id] => 18827156
[patent_doc_number] => 11842436
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-12
[patent_title] => Snapshot arbitration techniques for memory requests
[patent_app_type] => utility
[patent_app_number] => 17/816632
[patent_app_country] => US
[patent_app_date] => 2022-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 9486
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17816632
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/816632 | Snapshot arbitration techniques for memory requests | Jul 31, 2022 | Issued |
Array
(
[id] => 19122362
[patent_doc_number] => 11966344
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-23
[patent_title] => Accelerator and electronic device including the same
[patent_app_type] => utility
[patent_app_number] => 17/876116
[patent_app_country] => US
[patent_app_date] => 2022-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8206
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17876116
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/876116 | Accelerator and electronic device including the same | Jul 27, 2022 | Issued |
Array
(
[id] => 18370767
[patent_doc_number] => 11650942
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-16
[patent_title] => Method and apparatus for data reads in host performance acceleration mode
[patent_app_type] => utility
[patent_app_number] => 17/865706
[patent_app_country] => US
[patent_app_date] => 2022-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8265
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17865706
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/865706 | Method and apparatus for data reads in host performance acceleration mode | Jul 14, 2022 | Issued |
Array
(
[id] => 19029109
[patent_doc_number] => 11928469
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-12
[patent_title] => Apparatus and method with neural network operation
[patent_app_type] => utility
[patent_app_number] => 17/863662
[patent_app_country] => US
[patent_app_date] => 2022-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6572
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17863662
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/863662 | Apparatus and method with neural network operation | Jul 12, 2022 | Issued |
Array
(
[id] => 18720115
[patent_doc_number] => 11797461
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-24
[patent_title] => Data transmission method for convolution operation, fetcher, and convolution operation apparatus
[patent_app_type] => utility
[patent_app_number] => 17/858506
[patent_app_country] => US
[patent_app_date] => 2022-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7185
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17858506
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/858506 | Data transmission method for convolution operation, fetcher, and convolution operation apparatus | Jul 5, 2022 | Issued |
Array
(
[id] => 18881451
[patent_doc_number] => 20240004820
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-04
[patent_title] => Hypervisor Bridging of Different Versions of an IO Protocol
[patent_app_type] => utility
[patent_app_number] => 17/855907
[patent_app_country] => US
[patent_app_date] => 2022-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6131
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17855907
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/855907 | Hypervisor bridging of different versions of an IO protocol | Jun 30, 2022 | Issued |
Array
(
[id] => 18881439
[patent_doc_number] => 20240004808
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-04
[patent_title] => OPTIMIZED PRIORITIZATION OF MEMORY ACCESSES
[patent_app_type] => utility
[patent_app_number] => 17/855213
[patent_app_country] => US
[patent_app_date] => 2022-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9240
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17855213
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/855213 | OPTIMIZED PRIORITIZATION OF MEMORY ACCESSES | Jun 29, 2022 | Pending |
Array
(
[id] => 19558471
[patent_doc_number] => 20240370263
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-07
[patent_title] => A DATA PROCESSING APPARATUS AND METHOD FOR TRANSMITTING TRIGGERED INSTRUCTIONS BETWEEN PROCESSING ELEMENTS
[patent_app_type] => utility
[patent_app_number] => 18/580865
[patent_app_country] => US
[patent_app_date] => 2022-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11847
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18580865
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/580865 | Data processing apparatus and method for transmitting triggered instructions between processing elements | Jun 21, 2022 | Issued |
Array
(
[id] => 17899224
[patent_doc_number] => 20220308886
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-29
[patent_title] => CACHE SYSTEMS AND CIRCUITS FOR SYNCING CACHES OR CACHE SETS
[patent_app_type] => utility
[patent_app_number] => 17/838606
[patent_app_country] => US
[patent_app_date] => 2022-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 46386
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17838606
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/838606 | Cache systems and circuits for syncing caches or cache sets | Jun 12, 2022 | Issued |
Array
(
[id] => 18819517
[patent_doc_number] => 20230393857
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-07
[patent_title] => DYNAMIC PLUG AND PLAY RESOURCE DISCOVERY
[patent_app_type] => utility
[patent_app_number] => 17/830737
[patent_app_country] => US
[patent_app_date] => 2022-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9265
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17830737
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/830737 | Dynamic plug and play resource discovery | Jun 1, 2022 | Issued |