
Michael Thanh Tran
Examiner (ID: 149, Phone: (571)272-1795 , Office: P/2827 )
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2827, 2511, 2818 |
| Total Applications | 3177 |
| Issued Applications | 2960 |
| Pending Applications | 145 |
| Abandoned Applications | 104 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18105335
[patent_doc_number] => 11545229
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-01-03
[patent_title] => Probabilistic data integrity scan with dynamic scan frequency
[patent_app_type] => utility
[patent_app_number] => 17/397838
[patent_app_country] => US
[patent_app_date] => 2021-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8049
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17397838
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/397838 | Probabilistic data integrity scan with dynamic scan frequency | Aug 8, 2021 | Issued |
Array
(
[id] => 17417160
[patent_doc_number] => 20220052064
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-17
[patent_title] => MEMORY DEVICE CAPABLE OF IMPROVING ERASE AND PROGRAM EFFICIENCY
[patent_app_type] => utility
[patent_app_number] => 17/393413
[patent_app_country] => US
[patent_app_date] => 2021-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3378
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17393413
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/393413 | Memory device capable of improving erase and program efficiency | Aug 3, 2021 | Issued |
Array
(
[id] => 17723679
[patent_doc_number] => 20220216401
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-07
[patent_title] => RESISTIVE RANDOM ACCESS MEMORY AND METHOD OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/392268
[patent_app_country] => US
[patent_app_date] => 2021-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2952
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17392268
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/392268 | Resistive random access memory and method of fabricating the same | Aug 2, 2021 | Issued |
Array
(
[id] => 18528510
[patent_doc_number] => 11715508
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-01
[patent_title] => Source follower-based sensing scheme
[patent_app_type] => utility
[patent_app_number] => 17/387301
[patent_app_country] => US
[patent_app_date] => 2021-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 21318
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17387301
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/387301 | Source follower-based sensing scheme | Jul 27, 2021 | Issued |
Array
(
[id] => 20117676
[patent_doc_number] => 12367385
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-22
[patent_title] => Unsupervised learning of memristor crossbar neuromorphic processing systems
[patent_app_type] => utility
[patent_app_number] => 17/384306
[patent_app_country] => US
[patent_app_date] => 2021-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 20
[patent_no_of_words] => 11695
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17384306
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/384306 | Unsupervised learning of memristor crossbar neuromorphic processing systems | Jul 22, 2021 | Issued |
Array
(
[id] => 17203241
[patent_doc_number] => 20210343336
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-04
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/377496
[patent_app_country] => US
[patent_app_date] => 2021-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15555
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17377496
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/377496 | Semiconductor memory device | Jul 15, 2021 | Issued |
Array
(
[id] => 18143733
[patent_doc_number] => 20230017584
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-01-19
[patent_title] => SRAM Performance Optimization Via Transistor Width and Threshold Voltage Tuning
[patent_app_type] => utility
[patent_app_number] => 17/377175
[patent_app_country] => US
[patent_app_date] => 2021-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10154
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17377175
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/377175 | SRAM performance optimization via transistor width and threshold voltage tuning | Jul 14, 2021 | Issued |
Array
(
[id] => 18276913
[patent_doc_number] => 11615859
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-28
[patent_title] => One-time programmable memories with ultra-low power read operation and novel sensing scheme
[patent_app_type] => utility
[patent_app_number] => 17/373733
[patent_app_country] => US
[patent_app_date] => 2021-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 21
[patent_no_of_words] => 11293
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17373733
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/373733 | One-time programmable memories with ultra-low power read operation and novel sensing scheme | Jul 11, 2021 | Issued |
Array
(
[id] => 17203630
[patent_doc_number] => 20210343725
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-04
[patent_title] => INTEGRATED CIRCUIT AND STATIC RANDOM ACCESS MEMORY THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/373675
[patent_app_country] => US
[patent_app_date] => 2021-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15736
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17373675
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/373675 | Integrated circuit and static random access memory thereof | Jul 11, 2021 | Issued |
Array
(
[id] => 17188532
[patent_doc_number] => 20210335417
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-28
[patent_title] => MEMORY REFRESH TECHNOLOGY AND COMPUTER SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/370755
[patent_app_country] => US
[patent_app_date] => 2021-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13726
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17370755
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/370755 | Memory refresh technology and computer system | Jul 7, 2021 | Issued |
Array
(
[id] => 17203842
[patent_doc_number] => 20210343937
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-04
[patent_title] => INTEGRATED CIRCUIT STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/369671
[patent_app_country] => US
[patent_app_date] => 2021-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5955
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17369671
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/369671 | Integrated circuit structure | Jul 6, 2021 | Issued |
Array
(
[id] => 19812175
[patent_doc_number] => 12243583
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-04
[patent_title] => Semiconductor device electronic device
[patent_app_type] => utility
[patent_app_number] => 18/011712
[patent_app_country] => US
[patent_app_date] => 2021-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 85
[patent_figures_cnt] => 150
[patent_no_of_words] => 149674
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 445
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18011712
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/011712 | Semiconductor device electronic device | Jul 5, 2021 | Issued |
Array
(
[id] => 17173828
[patent_doc_number] => 20210327499
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => Word Line Pulse Width Control Circuit in Static Random Access Memory
[patent_app_type] => utility
[patent_app_number] => 17/363190
[patent_app_country] => US
[patent_app_date] => 2021-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4843
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17363190
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/363190 | Word line pulse width control circuit in static random access memory | Jun 29, 2021 | Issued |
Array
(
[id] => 18502347
[patent_doc_number] => 20230225226
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-13
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/009530
[patent_app_country] => US
[patent_app_date] => 2021-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4429
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18009530
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/009530 | Semiconductor device and manufacturing method of semiconductor device | Jun 28, 2021 | Issued |
Array
(
[id] => 17855392
[patent_doc_number] => 20220285435
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => MEMORY DEVICE, METHOD OF FORMING THE SAME, AND MEMORY ARRAY
[patent_app_type] => utility
[patent_app_number] => 17/362979
[patent_app_country] => US
[patent_app_date] => 2021-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11524
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17362979
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/362979 | Memory device, method of forming the same, and memory array | Jun 28, 2021 | Issued |
Array
(
[id] => 19461485
[patent_doc_number] => 12102021
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-24
[patent_title] => Semiconductor device and manufacturing method of semiconductor device
[patent_app_type] => utility
[patent_app_number] => 18/009525
[patent_app_country] => US
[patent_app_date] => 2021-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3785
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18009525
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/009525 | Semiconductor device and manufacturing method of semiconductor device | Jun 28, 2021 | Issued |
Array
(
[id] => 18263233
[patent_doc_number] => 11610942
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-21
[patent_title] => Crossbar array circuit with parallel grounding lines
[patent_app_type] => utility
[patent_app_number] => 17/357341
[patent_app_country] => US
[patent_app_date] => 2021-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3313
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17357341
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/357341 | Crossbar array circuit with parallel grounding lines | Jun 23, 2021 | Issued |
Array
(
[id] => 17302098
[patent_doc_number] => 20210397937
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-23
[patent_title] => CHARGE-PUMP-BASED CURRENT-MODE NEURON FOR MACHINE LEARNING
[patent_app_type] => utility
[patent_app_number] => 17/353564
[patent_app_country] => US
[patent_app_date] => 2021-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7251
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -26
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17353564
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/353564 | Charge-pump-based current-mode neuron for machine learning | Jun 20, 2021 | Issued |
Array
(
[id] => 17708260
[patent_doc_number] => 20220208268
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-30
[patent_title] => SPLIT-GATE MEMORY CELLS
[patent_app_type] => utility
[patent_app_number] => 17/351347
[patent_app_country] => US
[patent_app_date] => 2021-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14012
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 232
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17351347
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/351347 | Split-gate memory cells | Jun 17, 2021 | Issued |
Array
(
[id] => 17463417
[patent_doc_number] => 20220076723
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-10
[patent_title] => MAGNETIC MEMORY
[patent_app_type] => utility
[patent_app_number] => 17/349350
[patent_app_country] => US
[patent_app_date] => 2021-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9339
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17349350
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/349350 | Magnetic memory | Jun 15, 2021 | Issued |