Michael Whitfield

Array ( [id] => 2799235 [patent_doc_number] => 05155825 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-10-13 [patent_title] => 'Page address translation cache replacement algorithm with improved testability' [patent_app_type] => 1 [patent_app_number] => 7/457464 [patent_app_country] => US [patent_app_date] => 1989-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4233 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 312 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/155/05155825.pdf [firstpage_image] =>[orig_patent_app_number] => 457464 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2803880 [patent_doc_number] => 05136700 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-08-04 [patent_title] => 'Apparatus and method for reducing interference in two-level cache memories' [patent_app_type] => 1 [patent_app_number] => 7/454922 [patent_app_country] => US [patent_app_date] => 1989-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 6144 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 368 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/136/05136700.pdf [firstpage_image] =>[orig_patent_app_number] => 454922 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2988475 [patent_doc_number] => 05226133 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-07-06 [patent_title] => 'Two-level translation look-aside buffer using partial addresses for enhanced speed' [patent_app_type] => 1 [patent_app_number] => 7/444594 [patent_app_country] => US [patent_app_date] => 1989-12-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 4939 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/226/05226133.pdf [firstpage_image] =>[orig_patent_app_number] => 444594 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2877713 [patent_doc_number] => 05097444 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-03-17 [patent_title] => 'Tunnel EEPROM with overerase protection' [patent_app_type] => 1 [patent_app_number] => 7/443535 [patent_app_country] => US [patent_app_date] => 1989-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 14 [patent_no_of_words] => 2093 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/097/05097444.pdf [firstpage_image] =>[orig_patent_app_number] => 443535 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2757111 [patent_doc_number] => 05016220 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-05-14 [patent_title] => 'Semiconductor memory device with logic level responsive testing circuit and method therefor' [patent_app_type] => 1 [patent_app_number] => 7/441005 [patent_app_country] => US [patent_app_date] => 1989-11-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 5079 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/016/05016220.pdf [firstpage_image] =>[orig_patent_app_number] => 441005 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2946776 [patent_doc_number] => 05197140 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-03-23 [patent_title] => 'Sliced addressing multi-processor and method of operation' [patent_app_type] => 1 [patent_app_number] => 7/437946 [patent_app_country] => US [patent_app_date] => 1989-11-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 35 [patent_figures_cnt] => 64 [patent_no_of_words] => 36904 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/197/05197140.pdf [firstpage_image] =>[orig_patent_app_number] => 437946 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2785762 [patent_doc_number] => 05132932 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-07-21 [patent_title] => 'Dynamic random access memory having a plurality of rated voltages as operation supply voltage and operating method thereof' [patent_app_type] => 1 [patent_app_number] => 7/437425 [patent_app_country] => US [patent_app_date] => 1989-11-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 16 [patent_no_of_words] => 11594 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/132/05132932.pdf [firstpage_image] =>[orig_patent_app_number] => 437425 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2734817 [patent_doc_number] => 05058062 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-10-15 [patent_title] => 'Nonvolatile semiconductor memory circuit including a reliable sense amplifier' [patent_app_type] => 1 [patent_app_number] => 7/431845 [patent_app_country] => US [patent_app_date] => 1989-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 3816 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/058/05058062.pdf [firstpage_image] =>[orig_patent_app_number] => 431845 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2888870 [patent_doc_number] => 05185874 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-02-09 [patent_title] => 'Address generator for high speed data averager' [patent_app_type] => 1 [patent_app_number] => 7/428534 [patent_app_country] => US [patent_app_date] => 1989-10-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 3288 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/185/05185874.pdf [firstpage_image] =>[orig_patent_app_number] => 428534 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2925246 [patent_doc_number] => 05237668 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-08-17 [patent_title] => 'Process using virtual addressing in a non-privileged instruction to control the copying of a page of data in or between multiple media' [patent_app_type] => 1 [patent_app_number] => 7/424797 [patent_app_country] => US [patent_app_date] => 1989-10-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 14187 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 253 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/237/05237668.pdf [firstpage_image] =>[orig_patent_app_number] => 424797 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2678389 [patent_doc_number] => 04999810 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1991-03-12 [patent_title] => 'Surface-enhanced raman optical data storage system' [patent_app_type] => 1 [patent_app_number] => 7/423995 [patent_app_country] => US [patent_app_date] => 1989-10-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2050 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/999/04999810.pdf [firstpage_image] =>[orig_patent_app_number] => 423995 [rel_patent_id] =>[rel_patent_doc_number] =>)