
Michele C. Flood
Examiner (ID: 18881)
| Most Active Art Unit | 1655 |
| Art Unit(s) | 1641, 1655, 1654, 1651 |
| Total Applications | 822 |
| Issued Applications | 375 |
| Pending Applications | 76 |
| Abandoned Applications | 371 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6619139
[patent_doc_number] => 20100225367
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-09
[patent_title] => 'FREQUENCY SYNTHESIZER WITH IMMUNITY FROM OSCILLATOR PULLING'
[patent_app_type] => utility
[patent_app_number] => 12/707682
[patent_app_country] => US
[patent_app_date] => 2010-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4006
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0225/20100225367.pdf
[firstpage_image] =>[orig_patent_app_number] => 12707682
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/707682 | Frequency synthesizer with immunity from oscillator pulling | Feb 17, 2010 | Issued |
Array
(
[id] => 8190731
[patent_doc_number] => 08183913
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-05-22
[patent_title] => 'Integrated circuits including a charge pump circuit and operating methods thereof'
[patent_app_type] => utility
[patent_app_number] => 12/706886
[patent_app_country] => US
[patent_app_date] => 2010-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4277
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/183/08183913.pdf
[firstpage_image] =>[orig_patent_app_number] => 12706886
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/706886 | Integrated circuits including a charge pump circuit and operating methods thereof | Feb 16, 2010 | Issued |
Array
(
[id] => 8352765
[patent_doc_number] => 08248105
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-08-21
[patent_title] => 'Smart edge detector'
[patent_app_type] => utility
[patent_app_number] => 12/706058
[patent_app_country] => US
[patent_app_date] => 2010-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 5743
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12706058
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/706058 | Smart edge detector | Feb 15, 2010 | Issued |
Array
(
[id] => 6162255
[patent_doc_number] => 20110193619
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-11
[patent_title] => 'SEMICONDUCTOR ELECTRONIC COMPONENTS AND CIRCUITS'
[patent_app_type] => utility
[patent_app_number] => 12/701458
[patent_app_country] => US
[patent_app_date] => 2010-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9615
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0193/20110193619.pdf
[firstpage_image] =>[orig_patent_app_number] => 12701458
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/701458 | Semiconductor electronic components and circuits | Feb 4, 2010 | Issued |
Array
(
[id] => 8215419
[patent_doc_number] => 08193840
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-06-05
[patent_title] => 'System timer and a mobile system including the same'
[patent_app_type] => utility
[patent_app_number] => 12/698518
[patent_app_country] => US
[patent_app_date] => 2010-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4436
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 289
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/193/08193840.pdf
[firstpage_image] =>[orig_patent_app_number] => 12698518
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/698518 | System timer and a mobile system including the same | Feb 1, 2010 | Issued |
Array
(
[id] => 6273712
[patent_doc_number] => 20100117709
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-05-13
[patent_title] => 'VOLTAGE LEVEL SHIFTER AND BUFFER USING SAME'
[patent_app_type] => utility
[patent_app_number] => 12/691794
[patent_app_country] => US
[patent_app_date] => 2010-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 14515
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0117/20100117709.pdf
[firstpage_image] =>[orig_patent_app_number] => 12691794
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/691794 | Voltage level shifter and buffer using same | Jan 21, 2010 | Issued |
Array
(
[id] => 6454009
[patent_doc_number] => 20100283516
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-11-11
[patent_title] => 'VOLTAGE GENERATION CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 12/647788
[patent_app_country] => US
[patent_app_date] => 2009-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3203
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0283/20100283516.pdf
[firstpage_image] =>[orig_patent_app_number] => 12647788
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/647788 | Voltage generation circuit | Dec 27, 2009 | Issued |
Array
(
[id] => 8283604
[patent_doc_number] => 08217712
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-10
[patent_title] => 'Semiconductor device that can adjust substrate voltage'
[patent_app_type] => utility
[patent_app_number] => 12/647259
[patent_app_country] => US
[patent_app_date] => 2009-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 22
[patent_no_of_words] => 13212
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 298
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12647259
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/647259 | Semiconductor device that can adjust substrate voltage | Dec 23, 2009 | Issued |
Array
(
[id] => 4614755
[patent_doc_number] => 07990199
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-08-02
[patent_title] => 'Clock gater system'
[patent_app_type] => utility
[patent_app_number] => 12/645773
[patent_app_country] => US
[patent_app_date] => 2009-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 6961
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/990/07990199.pdf
[firstpage_image] =>[orig_patent_app_number] => 12645773
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/645773 | Clock gater system | Dec 22, 2009 | Issued |
Array
(
[id] => 6282407
[patent_doc_number] => 20100156479
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-24
[patent_title] => 'POWER-ON RESET CIRCUIT AND ADJUSTING METHOD THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 12/644420
[patent_app_country] => US
[patent_app_date] => 2009-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5262
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0156/20100156479.pdf
[firstpage_image] =>[orig_patent_app_number] => 12644420
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/644420 | POWER-ON RESET CIRCUIT AND ADJUSTING METHOD THEREFOR | Dec 21, 2009 | Abandoned |
Array
(
[id] => 5964372
[patent_doc_number] => 20110148386
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-23
[patent_title] => 'FAST RECOVERY VOLTAGE REGULATOR'
[patent_app_type] => utility
[patent_app_number] => 12/644669
[patent_app_country] => US
[patent_app_date] => 2009-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5862
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0148/20110148386.pdf
[firstpage_image] =>[orig_patent_app_number] => 12644669
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/644669 | Fast recovery voltage regulator | Dec 21, 2009 | Issued |
Array
(
[id] => 7811871
[patent_doc_number] => 08134403
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-03-13
[patent_title] => 'Reduced current charge pump'
[patent_app_type] => utility
[patent_app_number] => 12/644697
[patent_app_country] => US
[patent_app_date] => 2009-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6731
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/134/08134403.pdf
[firstpage_image] =>[orig_patent_app_number] => 12644697
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/644697 | Reduced current charge pump | Dec 21, 2009 | Issued |
Array
(
[id] => 6396171
[patent_doc_number] => 20100164559
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-01
[patent_title] => 'POWER-ON CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 12/641097
[patent_app_country] => US
[patent_app_date] => 2009-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2610
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0164/20100164559.pdf
[firstpage_image] =>[orig_patent_app_number] => 12641097
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/641097 | POWER-ON CIRCUIT | Dec 16, 2009 | Abandoned |
Array
(
[id] => 5964651
[patent_doc_number] => 20110148509
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-23
[patent_title] => 'Techniques to Reduce Charge Pump Overshoot'
[patent_app_type] => utility
[patent_app_number] => 12/640820
[patent_app_country] => US
[patent_app_date] => 2009-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6123
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0148/20110148509.pdf
[firstpage_image] =>[orig_patent_app_number] => 12640820
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/640820 | Techniques to Reduce Charge Pump Overshoot | Dec 16, 2009 | Abandoned |
Array
(
[id] => 6209199
[patent_doc_number] => 20110133820
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-09
[patent_title] => 'Multi-Stage Charge Pump with Variable Number of Boosting Stages'
[patent_app_type] => utility
[patent_app_number] => 12/634385
[patent_app_country] => US
[patent_app_date] => 2009-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7612
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0133/20110133820.pdf
[firstpage_image] =>[orig_patent_app_number] => 12634385
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/634385 | Multi-Stage Charge Pump with Variable Number of Boosting Stages | Dec 8, 2009 | Abandoned |
Array
(
[id] => 6068442
[patent_doc_number] => 20110043291
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-24
[patent_title] => 'DYNAMIC LIMITERS FOR FREQUENCY DIVIDERS'
[patent_app_type] => utility
[patent_app_number] => 12/633681
[patent_app_country] => US
[patent_app_date] => 2009-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5702
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0043/20110043291.pdf
[firstpage_image] =>[orig_patent_app_number] => 12633681
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/633681 | Dynamic limiters for frequency dividers | Dec 7, 2009 | Issued |
Array
(
[id] => 6209152
[patent_doc_number] => 20110133799
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-09
[patent_title] => 'CONFIGURABLE DIGITAL-ANALOG PHASE LOCKED LOOP'
[patent_app_type] => utility
[patent_app_number] => 12/632061
[patent_app_country] => US
[patent_app_date] => 2009-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6298
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0133/20110133799.pdf
[firstpage_image] =>[orig_patent_app_number] => 12632061
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/632061 | Configurable digital-analog phase locked loop | Dec 6, 2009 | Issued |
Array
(
[id] => 7968539
[patent_doc_number] => 07940099
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-05-10
[patent_title] => 'Method of improving noise characteristics of an ADPLL and a relative ADPLL'
[patent_app_type] => utility
[patent_app_number] => 12/630585
[patent_app_country] => US
[patent_app_date] => 2009-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 3662
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/940/07940099.pdf
[firstpage_image] =>[orig_patent_app_number] => 12630585
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/630585 | Method of improving noise characteristics of an ADPLL and a relative ADPLL | Dec 2, 2009 | Issued |
Array
(
[id] => 6522411
[patent_doc_number] => 20100123512
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-05-20
[patent_title] => 'Booster circuit'
[patent_app_type] => utility
[patent_app_number] => 12/590950
[patent_app_country] => US
[patent_app_date] => 2009-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1984
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0123/20100123512.pdf
[firstpage_image] =>[orig_patent_app_number] => 12590950
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/590950 | Booster circuit | Nov 16, 2009 | Abandoned |
Array
(
[id] => 5941452
[patent_doc_number] => 20110102072
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-05
[patent_title] => 'Power management of an integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 12/591017
[patent_app_country] => US
[patent_app_date] => 2009-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3994
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0102/20110102072.pdf
[firstpage_image] =>[orig_patent_app_number] => 12591017
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/591017 | Power management of an integrated circuit | Nov 3, 2009 | Abandoned |