Michele C. Flood

Array ( [id] => 8295163 [patent_doc_number] => 08222954 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2012-07-17 [patent_title] => 'Method and apparatus for a process, voltage, and temperature variation tolerant semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/362412 [patent_app_country] => US [patent_app_date] => 2009-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5938 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12362412 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6437062 [patent_doc_number] => 20100188132 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-29 [patent_title] => 'METHOD FOR PROVIDING A VERY LOW REFERENCE CURRENT' [patent_app_type] => utility [patent_app_number] => 12/361739 [patent_app_country] => US [patent_app_date] => 2009-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3917 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0188/20100188132.pdf [firstpage_image] =>[orig_patent_app_number] => 12361739 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6437148 [patent_doc_number] => 20100188142 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-29 [patent_title] => 'CIRCUIT FOR AND METHOD OF REDUCING POWER CONSUMPTION IN INPUT PORTS OF AN INTEGRATED CIRCUIT' [patent_app_type] => utility [patent_app_number] => 12/361014 [patent_app_country] => US [patent_app_date] => 2009-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5100 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0188/20100188142.pdf [firstpage_image] =>[orig_patent_app_number] => 12361014 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5276061 [patent_doc_number] => 20090128193 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-21 [patent_title] => 'FAST, LOW OFFSET GROUND SENSING COMPARATOR' [patent_app_type] => utility [patent_app_number] => 12/359737 [patent_app_country] => US [patent_app_date] => 2009-01-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4190 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0128/20090128193.pdf [firstpage_image] =>[orig_patent_app_number] => 12359737 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7801752 [patent_doc_number] => 08130027 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2012-03-06 [patent_title] => 'Apparatus and method for the detection and compensation of integrated circuit performance variation' [patent_app_type] => utility [patent_app_number] => 12/357703 [patent_app_country] => US [patent_app_date] => 2009-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5862 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/130/08130027.pdf [firstpage_image] =>[orig_patent_app_number] => 12357703 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5353407 [patent_doc_number] => 20090184751 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-23 [patent_title] => 'BOOSTED VOLTAGE GENERATOR FOR INCREASING BOOSTING EFFICIENCY ACCORDING TO LOAD AND DISPLAY APPARATUS INCLUDING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/355329 [patent_app_country] => US [patent_app_date] => 2009-01-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5703 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0184/20090184751.pdf [firstpage_image] =>[orig_patent_app_number] => 12355329 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4480379 [patent_doc_number] => 07907003 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-03-15 [patent_title] => 'Method for improving power-supply rejection' [patent_app_type] => utility [patent_app_number] => 12/353843 [patent_app_country] => US [patent_app_date] => 2009-01-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3551 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/907/07907003.pdf [firstpage_image] =>[orig_patent_app_number] => 12353843 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6610056 [patent_doc_number] => 20100171547 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-08 [patent_title] => 'PSEUDO BANDGAP VOLTAGE REFERENCE CIRCUIT' [patent_app_type] => utility [patent_app_number] => 12/349810 [patent_app_country] => US [patent_app_date] => 2009-01-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3360 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0171/20100171547.pdf [firstpage_image] =>[orig_patent_app_number] => 12349810 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5262812 [patent_doc_number] => 20090115497 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-07 [patent_title] => 'POWER SOURCE CIRCUIT' [patent_app_type] => utility [patent_app_number] => 12/348210 [patent_app_country] => US [patent_app_date] => 2009-01-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6228 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0115/20090115497.pdf [firstpage_image] =>[orig_patent_app_number] => 12348210 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6355382 [patent_doc_number] => 20100073042 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-25 [patent_title] => 'SEMICONDUCTOR MEMORY APPARATUS' [patent_app_type] => utility [patent_app_number] => 12/347080 [patent_app_country] => US [patent_app_date] => 2008-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4776 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0073/20100073042.pdf [firstpage_image] =>[orig_patent_app_number] => 12347080 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8029707 [patent_doc_number] => 08143940 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-03-27 [patent_title] => 'Internal supply voltage generating circuit and method for generating internal supply voltage' [patent_app_type] => utility [patent_app_number] => 12/347605 [patent_app_country] => US [patent_app_date] => 2008-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 5709 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/143/08143940.pdf [firstpage_image] =>[orig_patent_app_number] => 12347605 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6606005 [patent_doc_number] => 20100033234 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-02-11 [patent_title] => 'INTERNAL VOLTAGE GENERATION CIRCUIT AND METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/346808 [patent_app_country] => US [patent_app_date] => 2008-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3530 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0033/20100033234.pdf [firstpage_image] =>[orig_patent_app_number] => 12346808 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7742360 [patent_doc_number] => 08106704 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-01-31 [patent_title] => 'Apparatus and method for preventing excessive increase in pumping voltage when generating pumping voltage' [patent_app_type] => utility [patent_app_number] => 12/344650 [patent_app_country] => US [patent_app_date] => 2008-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 4297 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 198 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/106/08106704.pdf [firstpage_image] =>[orig_patent_app_number] => 12344650 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7505479 [patent_doc_number] => 08035440 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-10-11 [patent_title] => 'Multistage charge pumps with diode loss compensation' [patent_app_type] => utility [patent_app_number] => 12/345255 [patent_app_country] => US [patent_app_date] => 2008-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 3501 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/035/08035440.pdf [firstpage_image] =>[orig_patent_app_number] => 12345255 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6606002 [patent_doc_number] => 20100033233 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-02-11 [patent_title] => 'PUMPING VOLTAGE GENERATING CIRCUIT AND SEMICONDUCTOR MEMORY APPARATUS USING THE SAME' [patent_app_type] => utility [patent_app_number] => 12/345075 [patent_app_country] => US [patent_app_date] => 2008-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4421 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0033/20100033233.pdf [firstpage_image] =>[orig_patent_app_number] => 12345075 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4451807 [patent_doc_number] => 07965132 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-06-21 [patent_title] => 'Transistor output circuit and method' [patent_app_type] => utility [patent_app_number] => 12/344120 [patent_app_country] => US [patent_app_date] => 2008-12-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 5024 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 22 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/965/07965132.pdf [firstpage_image] =>[orig_patent_app_number] => 12344120 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4473233 [patent_doc_number] => 07944278 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-05-17 [patent_title] => 'Circuit for generating negative voltage and semiconductor memory apparatus using the same' [patent_app_type] => utility [patent_app_number] => 12/343329 [patent_app_country] => US [patent_app_date] => 2008-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 3245 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 174 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/944/07944278.pdf [firstpage_image] =>[orig_patent_app_number] => 12343329 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5512547 [patent_doc_number] => 20090212851 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-08-27 [patent_title] => 'POWER SUPPLY UNIT' [patent_app_type] => utility [patent_app_number] => 12/342710 [patent_app_country] => US [patent_app_date] => 2008-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5788 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20090212851.pdf [firstpage_image] =>[orig_patent_app_number] => 12342710 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6404106 [patent_doc_number] => 20100148857 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-17 [patent_title] => 'METHODS AND APPARATUS FOR LOW-VOLTAGE BIAS CURRENT AND BIAS VOLTAGE GENERATION' [patent_app_type] => utility [patent_app_number] => 12/334214 [patent_app_country] => US [patent_app_date] => 2008-12-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 10900 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0148/20100148857.pdf [firstpage_image] =>[orig_patent_app_number] => 12334214 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5262802 [patent_doc_number] => 20090115487 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-05-07 [patent_title] => 'Level Converter' [patent_app_type] => utility [patent_app_number] => 12/323694 [patent_app_country] => US [patent_app_date] => 2008-11-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 12280 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0115/20090115487.pdf [firstpage_image] =>[orig_patent_app_number] => 12323694 [rel_patent_id] =>[rel_patent_doc_number] =>)