Michelle F. Paguio Frising

Array ( [id] => 3943627 [patent_doc_number] => 05878246 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-02 [patent_title] => 'System for linking an interposition module between two modules to provide compatibility as module versions change' [patent_app_type] => 1 [patent_app_number] => 8/498366 [patent_app_country] => US [patent_app_date] => 1995-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 8089 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/878/05878246.pdf [firstpage_image] =>[orig_patent_app_number] => 498366 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3776814 [patent_doc_number] => 05742845 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-21 [patent_title] => 'System for extending present open network communication protocols to communicate with non-standard I/O devices directly coupled to an open network' [patent_app_type] => 1 [patent_app_number] => 8/493772 [patent_app_country] => US [patent_app_date] => 1995-06-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 31 [patent_no_of_words] => 11689 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/742/05742845.pdf [firstpage_image] =>[orig_patent_app_number] => 493772 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3872083 [patent_doc_number] => 05768541 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-16 [patent_title] => 'System for hot-plugging peripheral device to computer bus and disconnecting peripheral device upon detecting predetermined sequence of keystrokes inputted by user through keyboard' [patent_app_type] => 1 [patent_app_number] => 8/490756 [patent_app_country] => US [patent_app_date] => 1995-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 4188 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/768/05768541.pdf [firstpage_image] =>[orig_patent_app_number] => 490756 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3813852 [patent_doc_number] => 05828902 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-27 [patent_title] => 'Disc control device having reduced seek time by scheduling disc read requests' [patent_app_type] => 1 [patent_app_number] => 8/488868 [patent_app_country] => US [patent_app_date] => 1995-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 17 [patent_no_of_words] => 7222 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 235 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/828/05828902.pdf [firstpage_image] =>[orig_patent_app_number] => 488868 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3920037 [patent_doc_number] => 05752081 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-12 [patent_title] => 'Signalling system and method for allowing a direct memory access (DMA) input/output (I/O) device on the peripheral component interconnect (PCI) bus to perform DMA transfers' [patent_app_type] => 1 [patent_app_number] => 8/488989 [patent_app_country] => US [patent_app_date] => 1995-06-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 3815 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 384 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/752/05752081.pdf [firstpage_image] =>[orig_patent_app_number] => 488989 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3795110 [patent_doc_number] => 05809329 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-15 [patent_title] => 'System for managing the configuration of a computer system' [patent_app_type] => 1 [patent_app_number] => 8/480764 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 17 [patent_no_of_words] => 25383 [patent_no_of_claims] => 75 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 23 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/809/05809329.pdf [firstpage_image] =>[orig_patent_app_number] => 480764 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3759627 [patent_doc_number] => 05754887 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-19 [patent_title] => 'System for limiting access of plurality of requests to peripheral bus by halting transmission to particular peripheral devices and resuming transmission after second predetermined time period expiration' [patent_app_type] => 1 [patent_app_number] => 8/472361 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4126 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 292 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/754/05754887.pdf [firstpage_image] =>[orig_patent_app_number] => 472361 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3797394 [patent_doc_number] => 05819107 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-06 [patent_title] => 'Method for managing the assignment of device drivers in a computer system' [patent_app_type] => 1 [patent_app_number] => 8/480761 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 17 [patent_no_of_words] => 25422 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/819/05819107.pdf [firstpage_image] =>[orig_patent_app_number] => 480761 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3660659 [patent_doc_number] => 05638515 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-06-10 [patent_title] => 'Method for stripping dataframes from the communicating medium in an FDDI communications network' [patent_app_type] => 1 [patent_app_number] => 8/474992 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 7803 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/638/05638515.pdf [firstpage_image] =>[orig_patent_app_number] => 474992 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3635186 [patent_doc_number] => 05613070 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-18 [patent_title] => 'System for providing improved communication to data and computer communications network using parallel and serial communication buses and master and local routers' [patent_app_type] => 1 [patent_app_number] => 8/473612 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 8874 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 227 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/613/05613070.pdf [firstpage_image] =>[orig_patent_app_number] => 473612 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3802762 [patent_doc_number] => 05737547 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-04-07 [patent_title] => 'System for placing entries of an outstanding processor request into a free pool after the request is accepted by a corresponding peripheral device' [patent_app_type] => 1 [patent_app_number] => 8/480739 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 22 [patent_no_of_words] => 7491 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/737/05737547.pdf [firstpage_image] =>[orig_patent_app_number] => 480739 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3878186 [patent_doc_number] => 05793979 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-11 [patent_title] => 'System for allocating the resources of a computer system' [patent_app_type] => 1 [patent_app_number] => 8/476636 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 17 [patent_no_of_words] => 25393 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/793/05793979.pdf [firstpage_image] =>[orig_patent_app_number] => 476636 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3738856 [patent_doc_number] => 05652888 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-29 [patent_title] => 'System for interconnecting software components in an object oriented programming environment using a separate editor object for each run-time object instantiated for each selected component' [patent_app_type] => 1 [patent_app_number] => 8/486349 [patent_app_country] => US [patent_app_date] => 1995-06-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5552 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/652/05652888.pdf [firstpage_image] =>[orig_patent_app_number] => 486349 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3812373 [patent_doc_number] => 05781796 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-07-14 [patent_title] => 'System for automatic configuration of I/O base address without configuration program using readout data on common bus by responding device' [patent_app_type] => 1 [patent_app_number] => 8/466997 [patent_app_country] => US [patent_app_date] => 1995-06-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 2203 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/781/05781796.pdf [firstpage_image] =>[orig_patent_app_number] => 466997 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3984621 [patent_doc_number] => 05887194 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-23 [patent_title] => 'Locking protocol for peripheral component interconnect utilizing master device maintaining assertion of lock signal after relinquishing control of bus such that slave device remains locked' [patent_app_type] => 1 [patent_app_number] => 8/472069 [patent_app_country] => US [patent_app_date] => 1995-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 14 [patent_no_of_words] => 10220 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/887/05887194.pdf [firstpage_image] =>[orig_patent_app_number] => 472069 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3638080 [patent_doc_number] => 05608870 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-03-04 [patent_title] => 'System for combining a plurality of requests referencing a common target address into a single combined request having a single reference to the target address' [patent_app_type] => 1 [patent_app_number] => 8/459367 [patent_app_country] => US [patent_app_date] => 1995-06-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 13 [patent_no_of_words] => 8879 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/608/05608870.pdf [firstpage_image] =>[orig_patent_app_number] => 459367 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3899304 [patent_doc_number] => 05748984 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-05 [patent_title] => 'Ad converting apparatus including holding means indicating whether or not data after AD conversion has been previously used' [patent_app_type] => 1 [patent_app_number] => 8/447588 [patent_app_country] => US [patent_app_date] => 1995-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 8065 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 98 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/748/05748984.pdf [firstpage_image] =>[orig_patent_app_number] => 447588 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3919958 [patent_doc_number] => 05752077 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-12 [patent_title] => 'Data processing system having a multi-function input/output port with individual pull-up and pull-down control' [patent_app_type] => 1 [patent_app_number] => 8/440948 [patent_app_country] => US [patent_app_date] => 1995-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4091 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 309 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/752/05752077.pdf [firstpage_image] =>[orig_patent_app_number] => 440948 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3701576 [patent_doc_number] => 05664166 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-09-02 [patent_title] => 'System for generating a variable signal in response to a toggle signal selectively delayed using a clock edge and time delay measured from the clock edge' [patent_app_type] => 1 [patent_app_number] => 8/438882 [patent_app_country] => US [patent_app_date] => 1995-05-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 6195 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/664/05664166.pdf [firstpage_image] =>[orig_patent_app_number] => 438882 [rel_patent_id] =>[rel_patent_doc_number] =>)