Michelle J. Lee

Array ( [id] => 4616500 [patent_doc_number] => 07991953 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-08-02 [patent_title] => 'Method of verifying pseudo-code loaded in an embedded system, in particular a smart card' [patent_app_type] => utility [patent_app_number] => 11/918973 [patent_app_country] => US [patent_app_date] => 2006-03-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 3969 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/991/07991953.pdf [firstpage_image] =>[orig_patent_app_number] => 11918973 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 340245 [patent_doc_number] => 07506126 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-03-17 [patent_title] => 'Detection circuit for mixed asynchronous and synchronous memory operation' [patent_app_type] => utility [patent_app_number] => 11/354786 [patent_app_country] => US [patent_app_date] => 2006-02-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 6182 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/506/07506126.pdf [firstpage_image] =>[orig_patent_app_number] => 11354786 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5916424 [patent_doc_number] => 20060129774 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-15 [patent_title] => 'Storage system and method for acquisition and utilization of snapshots' [patent_app_type] => utility [patent_app_number] => 11/346295 [patent_app_country] => US [patent_app_date] => 2006-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5142 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0129/20060129774.pdf [firstpage_image] =>[orig_patent_app_number] => 11346295 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5615209 [patent_doc_number] => 20060117138 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-01 [patent_title] => 'Disk array device and remote coping control method for disk array device' [patent_app_type] => utility [patent_app_number] => 11/328307 [patent_app_country] => US [patent_app_date] => 2006-01-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 12272 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0117/20060117138.pdf [firstpage_image] =>[orig_patent_app_number] => 11328307 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5081322 [patent_doc_number] => 20070124546 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-31 [patent_title] => 'Automatic yielding on lock contention for a multi-threaded processor' [patent_app_type] => utility [patent_app_number] => 11/289235 [patent_app_country] => US [patent_app_date] => 2005-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3291 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20070124546.pdf [firstpage_image] =>[orig_patent_app_number] => 11289235 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5078174 [patent_doc_number] => 20070121398 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-31 [patent_title] => 'Memory controller capable of handling precharge-to-precharge restrictions' [patent_app_type] => utility [patent_app_number] => 11/289053 [patent_app_country] => US [patent_app_date] => 2005-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3718 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0121/20070121398.pdf [firstpage_image] =>[orig_patent_app_number] => 11289053 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5081321 [patent_doc_number] => 20070124545 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-31 [patent_title] => 'Automatic yielding on lock contention for multi-threaded processors' [patent_app_type] => utility [patent_app_number] => 11/288862 [patent_app_country] => US [patent_app_date] => 2005-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3669 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20070124545.pdf [firstpage_image] =>[orig_patent_app_number] => 11288862 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5081317 [patent_doc_number] => 20070124541 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-31 [patent_title] => 'Self-optimizing caching system and method for data records' [patent_app_type] => utility [patent_app_number] => 11/288594 [patent_app_country] => US [patent_app_date] => 2005-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4501 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0124/20070124541.pdf [firstpage_image] =>[orig_patent_app_number] => 11288594 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5673857 [patent_doc_number] => 20060179212 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-10 [patent_title] => 'Flash memory control devices that support multiple memory mapping schemes and methods of operating same' [patent_app_type] => utility [patent_app_number] => 11/289175 [patent_app_country] => US [patent_app_date] => 2005-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6123 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0179/20060179212.pdf [firstpage_image] =>[orig_patent_app_number] => 11289175 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5816509 [patent_doc_number] => 20060085600 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-04-20 [patent_title] => 'Cache memory system' [patent_app_type] => utility [patent_app_number] => 11/242002 [patent_app_country] => US [patent_app_date] => 2005-10-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 8788 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0085/20060085600.pdf [firstpage_image] =>[orig_patent_app_number] => 11242002 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 362485 [patent_doc_number] => 07487302 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-02-03 [patent_title] => 'Service layer architecture for memory access system and method' [patent_app_type] => utility [patent_app_number] => 11/243527 [patent_app_country] => US [patent_app_date] => 2005-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 13832 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/487/07487302.pdf [firstpage_image] =>[orig_patent_app_number] => 11243527 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5137469 [patent_doc_number] => 20070079098 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-04-05 [patent_title] => 'Automatic allocation of volumes in storage area networks' [patent_app_type] => utility [patent_app_number] => 11/243069 [patent_app_country] => US [patent_app_date] => 2005-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 6474 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0079/20070079098.pdf [firstpage_image] =>[orig_patent_app_number] => 11243069 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 897875 [patent_doc_number] => 07346736 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-03-18 [patent_title] => 'Selecting basis functions to form a regression model for cache performance' [patent_app_type] => utility [patent_app_number] => 11/243353 [patent_app_country] => US [patent_app_date] => 2005-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 10190 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/346/07346736.pdf [firstpage_image] =>[orig_patent_app_number] => 11243353 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 309455 [patent_doc_number] => 07533235 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-05-12 [patent_title] => 'Reserve stacking' [patent_app_type] => utility [patent_app_number] => 11/242805 [patent_app_country] => US [patent_app_date] => 2005-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5086 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/533/07533235.pdf [firstpage_image] =>[orig_patent_app_number] => 11242805 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 599099 [patent_doc_number] => 07444488 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-10-28 [patent_title] => 'Method and programmable unit for bit field shifting' [patent_app_type] => utility [patent_app_number] => 11/241844 [patent_app_country] => US [patent_app_date] => 2005-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5969 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/444/07444488.pdf [firstpage_image] =>[orig_patent_app_number] => 11241844 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 882087 [patent_doc_number] => 07360038 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-04-15 [patent_title] => 'Storage control system and method' [patent_app_type] => utility [patent_app_number] => 11/227244 [patent_app_country] => US [patent_app_date] => 2005-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 8432 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 431 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/360/07360038.pdf [firstpage_image] =>[orig_patent_app_number] => 11227244 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5108680 [patent_doc_number] => 20070067558 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-22 [patent_title] => 'Device and method for simulating a hard disk' [patent_app_type] => utility [patent_app_number] => 11/227260 [patent_app_country] => US [patent_app_date] => 2005-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2338 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0067/20070067558.pdf [firstpage_image] =>[orig_patent_app_number] => 11227260 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5830637 [patent_doc_number] => 20060064559 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-23 [patent_title] => 'Method and apparatus for storing data on storage media' [patent_app_type] => utility [patent_app_number] => 11/227069 [patent_app_country] => US [patent_app_date] => 2005-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5476 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0064/20060064559.pdf [firstpage_image] =>[orig_patent_app_number] => 11227069 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8285664 [patent_doc_number] => 08219780 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-10 [patent_title] => 'Mitigating context switch cache miss penalty' [patent_app_type] => utility [patent_app_number] => 11/228058 [patent_app_country] => US [patent_app_date] => 2005-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7978 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 40 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11228058 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 309412 [patent_doc_number] => 07533215 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-05-12 [patent_title] => 'Distributed and packed metadata structure for disk cache' [patent_app_type] => utility [patent_app_number] => 11/229128 [patent_app_country] => US [patent_app_date] => 2005-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2966 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/533/07533215.pdf [firstpage_image] =>[orig_patent_app_number] => 11229128 [rel_patent_id] =>[rel_patent_doc_number] =>)