Mikado Ryan Buiz
Examiner (ID: 12419, Phone: (571)272-6578 , Office: P/3600 )
Most Active Art Unit | 3506 |
Art Unit(s) | 3731, 2899, 3506 |
Total Applications | 2305 |
Issued Applications | 2195 |
Pending Applications | 18 |
Abandoned Applications | 92 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 8753574
[patent_doc_number] => 20130087877
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-11
[patent_title] => 'SOLID-STATE IMAGING DEVICE AND IMAGING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 13/693119
[patent_app_country] => US
[patent_app_date] => 2012-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 15583
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13693119
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/693119 | Solid-state imaging device and imaging apparatus | Dec 3, 2012 | Issued |
Array
(
[id] => 9049628
[patent_doc_number] => 20130247342
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-09-26
[patent_title] => 'CAPPING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/688321
[patent_app_country] => US
[patent_app_date] => 2012-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2045
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13688321
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/688321 | Capping system | Nov 28, 2012 | Issued |
Array
(
[id] => 8755645
[patent_doc_number] => 20130089950
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-11
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/688598
[patent_app_country] => US
[patent_app_date] => 2012-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 27286
[patent_no_of_claims] => 41
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13688598
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/688598 | Semiconductor device and method for manufacturing the same | Nov 28, 2012 | Issued |
Array
(
[id] => 9227823
[patent_doc_number] => 08633492
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-01-21
[patent_title] => 'Semiconductor device and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 13/688596
[patent_app_country] => US
[patent_app_date] => 2012-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 49
[patent_no_of_words] => 27281
[patent_no_of_claims] => 36
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13688596
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/688596 | Semiconductor device and method for manufacturing the same | Nov 28, 2012 | Issued |
Array
(
[id] => 8753527
[patent_doc_number] => 20130087831
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-11
[patent_title] => 'Selective Epitaxial Growth of Semiconductor Materials with Reduced Defects'
[patent_app_type] => utility
[patent_app_number] => 13/686708
[patent_app_country] => US
[patent_app_date] => 2012-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3847
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13686708
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/686708 | Selective epitaxial growth of semiconductor materials with reduced defects | Nov 26, 2012 | Issued |
Array
(
[id] => 10408250
[patent_doc_number] => 20150293259
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-15
[patent_title] => 'SYSTEM AND METHOD FOR CLOUD LOGGING SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/441805
[patent_app_country] => US
[patent_app_date] => 2012-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5882
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14441805
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/441805 | System and method for cloud logging system | Nov 13, 2012 | Issued |
Array
(
[id] => 11753546
[patent_doc_number] => 09711564
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-07-18
[patent_title] => 'Preparation method for high-voltage LED device integrated with pattern array'
[patent_app_type] => utility
[patent_app_number] => 14/647598
[patent_app_country] => US
[patent_app_date] => 2012-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1952
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14647598
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/647598 | Preparation method for high-voltage LED device integrated with pattern array | Nov 12, 2012 | Issued |
Array
(
[id] => 8708101
[patent_doc_number] => 20130065390
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-14
[patent_title] => 'CHIPS HAVING REAR CONTACTS CONNECTED BY THROUGH VIAS TO FRONT CONTACTS'
[patent_app_type] => utility
[patent_app_number] => 13/672067
[patent_app_country] => US
[patent_app_date] => 2012-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 13713
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13672067
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/672067 | Chips having rear contacts connected by through vias to front contacts | Nov 7, 2012 | Issued |
Array
(
[id] => 9728623
[patent_doc_number] => 20140264330
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'THIN FILM TRANSISTOR ARRAY SUBSTRATE AND LIQUID CRYSTAL DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/351998
[patent_app_country] => US
[patent_app_date] => 2012-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 12927
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14351998
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/351998 | Thin film transistor array substrate and liquid crystal display device | Oct 23, 2012 | Issued |
Array
(
[id] => 9575868
[patent_doc_number] => 08766284
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-07-01
[patent_title] => 'Stackable optoelectronics chip-to-chip interconnects and method of manufacturing'
[patent_app_type] => utility
[patent_app_number] => 13/656627
[patent_app_country] => US
[patent_app_date] => 2012-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 60
[patent_figures_cnt] => 139
[patent_no_of_words] => 17877
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13656627
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/656627 | Stackable optoelectronics chip-to-chip interconnects and method of manufacturing | Oct 18, 2012 | Issued |
Array
(
[id] => 8657099
[patent_doc_number] => 20130037928
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-02-14
[patent_title] => 'SEMICONDUCTOR PACKAGE AND SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 13/655309
[patent_app_country] => US
[patent_app_date] => 2012-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 11169
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13655309
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/655309 | Semiconductor package and system | Oct 17, 2012 | Issued |
Array
(
[id] => 8582881
[patent_doc_number] => 20130001702
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-03
[patent_title] => 'ENHANCING MOSFET PERFORMANCE BY OPTIMIZING STRESS PROPERTIES'
[patent_app_type] => utility
[patent_app_number] => 13/613081
[patent_app_country] => US
[patent_app_date] => 2012-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2892
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13613081
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/613081 | ENHANCING MOSFET PERFORMANCE BY OPTIMIZING STRESS PROPERTIES | Sep 12, 2012 | Abandoned |
Array
(
[id] => 8586308
[patent_doc_number] => 20130005129
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-03
[patent_title] => 'STRUCTURE AND METHOD TO INTEGRATE EMBEDDED DRAM WITH FINFET'
[patent_app_type] => utility
[patent_app_number] => 13/612069
[patent_app_country] => US
[patent_app_date] => 2012-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4327
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13612069
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/612069 | Structure and method to integrate embedded DRAM with FinFET | Sep 11, 2012 | Issued |
Array
(
[id] => 8581295
[patent_doc_number] => 20130000116
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-03
[patent_title] => 'ELECTROMECHANICAL TRANSDUCER'
[patent_app_type] => utility
[patent_app_number] => 13/610144
[patent_app_country] => US
[patent_app_date] => 2012-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4281
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13610144
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/610144 | ELECTROMECHANICAL TRANSDUCER | Sep 10, 2012 | Abandoned |
Array
(
[id] => 10016330
[patent_doc_number] => 09059353
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-06-16
[patent_title] => 'Optoelectronic component'
[patent_app_type] => utility
[patent_app_number] => 14/240433
[patent_app_country] => US
[patent_app_date] => 2012-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 6415
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14240433
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/240433 | Optoelectronic component | Aug 29, 2012 | Issued |
Array
(
[id] => 9323512
[patent_doc_number] => 08658532
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-25
[patent_title] => 'Method and material for forming a double exposure lithography pattern'
[patent_app_type] => utility
[patent_app_number] => 13/599143
[patent_app_country] => US
[patent_app_date] => 2012-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 48
[patent_no_of_words] => 7094
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13599143
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/599143 | Method and material for forming a double exposure lithography pattern | Aug 29, 2012 | Issued |
Array
(
[id] => 9245199
[patent_doc_number] => 08609479
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-12-17
[patent_title] => 'Gated-varactors'
[patent_app_type] => utility
[patent_app_number] => 13/595667
[patent_app_country] => US
[patent_app_date] => 2012-08-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 4863
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13595667
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/595667 | Gated-varactors | Aug 26, 2012 | Issued |
Array
(
[id] => 9875989
[patent_doc_number] => 08963261
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-24
[patent_title] => 'Capacitive transducer and methods of manufacturing and operating the same'
[patent_app_type] => utility
[patent_app_number] => 13/591845
[patent_app_country] => US
[patent_app_date] => 2012-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 30
[patent_no_of_words] => 7919
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13591845
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/591845 | Capacitive transducer and methods of manufacturing and operating the same | Aug 21, 2012 | Issued |
Array
(
[id] => 10259953
[patent_doc_number] => 20150144950
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-28
[patent_title] => 'THIN FILM TRANSISTOR STRUCTURE HAVING BIG CHANNEL-WIDTH AND TFT SUBSTRATE CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 13/636702
[patent_app_country] => US
[patent_app_date] => 2012-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2720
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13636702
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/636702 | THIN FILM TRANSISTOR STRUCTURE HAVING BIG CHANNEL-WIDTH AND TFT SUBSTRATE CIRCUIT | Aug 9, 2012 | Abandoned |
Array
(
[id] => 8498887
[patent_doc_number] => 20120298295
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-29
[patent_title] => 'FABRICATION TECHNIQUES TO ENHANCE PRESSURE UNIFORMITY IN ANODICALLY BONDED VAPOR CELLS'
[patent_app_type] => utility
[patent_app_number] => 13/570363
[patent_app_country] => US
[patent_app_date] => 2012-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2616
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13570363
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/570363 | Fabrication techniques to enhance pressure uniformity in anodically bonded vapor cells | Aug 8, 2012 | Issued |