Mikado Ryan Buiz
Examiner (ID: 12419, Phone: (571)272-6578 , Office: P/3600 )
Most Active Art Unit | 3506 |
Art Unit(s) | 3731, 2899, 3506 |
Total Applications | 2305 |
Issued Applications | 2195 |
Pending Applications | 18 |
Abandoned Applications | 92 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 151410
[patent_doc_number] => 07682937
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-03-23
[patent_title] => 'Method of treating a substrate, method of processing a substrate using a laser beam, and arrangement'
[patent_app_type] => utility
[patent_app_number] => 11/286432
[patent_app_country] => US
[patent_app_date] => 2005-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 6081
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/682/07682937.pdf
[firstpage_image] =>[orig_patent_app_number] => 11286432
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/286432 | Method of treating a substrate, method of processing a substrate using a laser beam, and arrangement | Nov 24, 2005 | Issued |
Array
(
[id] => 797958
[patent_doc_number] => 07427545
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-09-23
[patent_title] => 'Trench memory cells with buried isolation collars, and methods of fabricating same'
[patent_app_type] => utility
[patent_app_number] => 11/164381
[patent_app_country] => US
[patent_app_date] => 2005-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 4473
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/427/07427545.pdf
[firstpage_image] =>[orig_patent_app_number] => 11164381
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/164381 | Trench memory cells with buried isolation collars, and methods of fabricating same | Nov 20, 2005 | Issued |
Array
(
[id] => 5652802
[patent_doc_number] => 20060138537
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-06-29
[patent_title] => 'Method for manufacturing a high integration density power MOS device'
[patent_app_type] => utility
[patent_app_number] => 11/285742
[patent_app_country] => US
[patent_app_date] => 2005-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5045
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0138/20060138537.pdf
[firstpage_image] =>[orig_patent_app_number] => 11285742
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/285742 | Method for manufacturing a high integration density power MOS device | Nov 20, 2005 | Issued |
Array
(
[id] => 573586
[patent_doc_number] => 07459373
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-12-02
[patent_title] => 'Method for fabricating and separating semiconductor devices'
[patent_app_type] => utility
[patent_app_number] => 11/280142
[patent_app_country] => US
[patent_app_date] => 2005-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 34
[patent_no_of_words] => 6964
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 23
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/459/07459373.pdf
[firstpage_image] =>[orig_patent_app_number] => 11280142
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/280142 | Method for fabricating and separating semiconductor devices | Nov 14, 2005 | Issued |
Array
(
[id] => 5776905
[patent_doc_number] => 20060105545
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-18
[patent_title] => 'Methods for dicing a released CMOS-MEMS multi-project wafer'
[patent_app_type] => utility
[patent_app_number] => 11/270491
[patent_app_country] => US
[patent_app_date] => 2005-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 2336
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0105/20060105545.pdf
[firstpage_image] =>[orig_patent_app_number] => 11270491
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/270491 | Methods for dicing a released CMOS-MEMS multi-project wafer | Nov 9, 2005 | Issued |
Array
(
[id] => 7689312
[patent_doc_number] => 20070105386
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-05-10
[patent_title] => 'METHOD OF ETCHING A DIELECTRIC LAYER TO FORM A CONTACT HOLE AND A VIA HOLE AND DAMASCENE METHOD'
[patent_app_type] => utility
[patent_app_number] => 11/163942
[patent_app_country] => US
[patent_app_date] => 2005-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3169
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0105/20070105386.pdf
[firstpage_image] =>[orig_patent_app_number] => 11163942
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/163942 | Method of etching a dielectric layer to form a contact hole and a via hole and damascene method | Nov 3, 2005 | Issued |
Array
(
[id] => 4651663
[patent_doc_number] => 20080038919
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-02-14
[patent_title] => 'PLASMA SPUTTERING FILM DEPOSITION METHOD AND EQUIPMENT'
[patent_app_type] => utility
[patent_app_number] => 11/577505
[patent_app_country] => US
[patent_app_date] => 2005-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7340
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0038/20080038919.pdf
[firstpage_image] =>[orig_patent_app_number] => 11577505
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/577505 | Plasma sputtering film deposition method and equipment | Oct 17, 2005 | Issued |
Array
(
[id] => 5720902
[patent_doc_number] => 20060073677
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-04-06
[patent_title] => 'Wafer dividing method and dividing apparatus'
[patent_app_type] => utility
[patent_app_number] => 11/236631
[patent_app_country] => US
[patent_app_date] => 2005-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 7222
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0073/20060073677.pdf
[firstpage_image] =>[orig_patent_app_number] => 11236631
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/236631 | Wafer dividing method and dividing apparatus | Sep 27, 2005 | Issued |
Array
(
[id] => 5107144
[patent_doc_number] => 20070066022
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-22
[patent_title] => 'Method of fabricating silicon nitride layer and method of fabricating semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/233831
[patent_app_country] => US
[patent_app_date] => 2005-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4166
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0066/20070066022.pdf
[firstpage_image] =>[orig_patent_app_number] => 11233831
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/233831 | Method of fabricating silicon nitride layer and method of fabricating semiconductor device | Sep 21, 2005 | Issued |
Array
(
[id] => 4474289
[patent_doc_number] => 07867788
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-01-11
[patent_title] => 'Spin-dependent tunnelling cell and method of formation thereof'
[patent_app_type] => utility
[patent_app_number] => 12/067585
[patent_app_country] => US
[patent_app_date] => 2005-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 2966
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/867/07867788.pdf
[firstpage_image] =>[orig_patent_app_number] => 12067585
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/067585 | Spin-dependent tunnelling cell and method of formation thereof | Sep 19, 2005 | Issued |
Array
(
[id] => 5791021
[patent_doc_number] => 20060012051
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-19
[patent_title] => 'Production process and production apparatus of three-dimensionally structured material'
[patent_app_type] => utility
[patent_app_number] => 11/229591
[patent_app_country] => US
[patent_app_date] => 2005-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 8102
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0012/20060012051.pdf
[firstpage_image] =>[orig_patent_app_number] => 11229591
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/229591 | Production process and production apparatus of three-dimensionally structured material | Sep 19, 2005 | Abandoned |
Array
(
[id] => 5107156
[patent_doc_number] => 20070066034
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-22
[patent_title] => 'Semiconductor substrate with islands of diamond and resulting devices'
[patent_app_type] => utility
[patent_app_number] => 11/230031
[patent_app_country] => US
[patent_app_date] => 2005-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3667
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0066/20070066034.pdf
[firstpage_image] =>[orig_patent_app_number] => 11230031
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/230031 | Semiconductor substrate with islands of diamond and resulting devices | Sep 18, 2005 | Issued |
Array
(
[id] => 4922018
[patent_doc_number] => 20080070333
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-20
[patent_title] => 'Optical Semiconductor Device And Method Of Manufacturing Thereof'
[patent_app_type] => utility
[patent_app_number] => 11/575835
[patent_app_country] => US
[patent_app_date] => 2005-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 9912
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0070/20080070333.pdf
[firstpage_image] =>[orig_patent_app_number] => 11575835
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/575835 | Optical semiconductor device and method of manufacturing thereof | Sep 14, 2005 | Issued |
Array
(
[id] => 5057000
[patent_doc_number] => 20070059922
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-15
[patent_title] => 'Post-etch removal of fluorocarbon-based residues from a hybrid dielectric structure'
[patent_app_type] => utility
[patent_app_number] => 11/162511
[patent_app_country] => US
[patent_app_date] => 2005-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3632
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0059/20070059922.pdf
[firstpage_image] =>[orig_patent_app_number] => 11162511
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/162511 | Post-etch removal of fluorocarbon-based residues from a hybrid dielectric structure | Sep 12, 2005 | Abandoned |
Array
(
[id] => 318607
[patent_doc_number] => 07521316
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-04-21
[patent_title] => 'Methods of forming gate structures for semiconductor devices'
[patent_app_type] => utility
[patent_app_number] => 11/221062
[patent_app_country] => US
[patent_app_date] => 2005-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 10
[patent_no_of_words] => 7063
[patent_no_of_claims] => 46
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/521/07521316.pdf
[firstpage_image] =>[orig_patent_app_number] => 11221062
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/221062 | Methods of forming gate structures for semiconductor devices | Sep 6, 2005 | Issued |
Array
(
[id] => 102152
[patent_doc_number] => 07727907
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-01
[patent_title] => 'Manufacturing method of semiconductor device and semiconductor device produced therewith'
[patent_app_type] => utility
[patent_app_number] => 11/661706
[patent_app_country] => US
[patent_app_date] => 2005-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 36
[patent_no_of_words] => 14115
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/727/07727907.pdf
[firstpage_image] =>[orig_patent_app_number] => 11661706
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/661706 | Manufacturing method of semiconductor device and semiconductor device produced therewith | Aug 31, 2005 | Issued |
Array
(
[id] => 5148886
[patent_doc_number] => 20070048946
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-01
[patent_title] => 'Transistor gate forming methods and integrated circuits'
[patent_app_type] => utility
[patent_app_number] => 11/219079
[patent_app_country] => US
[patent_app_date] => 2005-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5420
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 13
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0048/20070048946.pdf
[firstpage_image] =>[orig_patent_app_number] => 11219079
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/219079 | Transistor gate forming methods and integrated circuits | Aug 31, 2005 | Issued |
Array
(
[id] => 5101334
[patent_doc_number] => 20070184596
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-09
[patent_title] => 'Ion beam irradiation apparatus and ion beam irradiation method'
[patent_app_type] => utility
[patent_app_number] => 10/590911
[patent_app_country] => US
[patent_app_date] => 2005-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7370
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0184/20070184596.pdf
[firstpage_image] =>[orig_patent_app_number] => 10590911
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/590911 | Ion beam irradiation apparatus and ion beam irradiation method | Aug 30, 2005 | Issued |
Array
(
[id] => 5148821
[patent_doc_number] => 20070048881
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-01
[patent_title] => 'Memory device transistors'
[patent_app_type] => utility
[patent_app_number] => 11/215989
[patent_app_country] => US
[patent_app_date] => 2005-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 3863
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0048/20070048881.pdf
[firstpage_image] =>[orig_patent_app_number] => 11215989
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/215989 | Memory device transistors | Aug 29, 2005 | Issued |
Array
(
[id] => 602421
[patent_doc_number] => 07432184
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-10-07
[patent_title] => 'Integrated PVD system using designated PVD chambers'
[patent_app_type] => utility
[patent_app_number] => 11/213662
[patent_app_country] => US
[patent_app_date] => 2005-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 16682
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/432/07432184.pdf
[firstpage_image] =>[orig_patent_app_number] => 11213662
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/213662 | Integrated PVD system using designated PVD chambers | Aug 25, 2005 | Issued |