Mikado Ryan Buiz
Examiner (ID: 12419, Phone: (571)272-6578 , Office: P/3600 )
Most Active Art Unit | 3506 |
Art Unit(s) | 3731, 2899, 3506 |
Total Applications | 2305 |
Issued Applications | 2195 |
Pending Applications | 18 |
Abandoned Applications | 92 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 6359022
[patent_doc_number] => 20020058363
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-16
[patent_title] => 'Process for manufacturing semiconductor integrated circuit device'
[patent_app_type] => new
[patent_app_number] => 10/050562
[patent_app_country] => US
[patent_app_date] => 2002-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 9708
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0058/20020058363.pdf
[firstpage_image] =>[orig_patent_app_number] => 10050562
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/050562 | Process for manufacturing semiconductor integrated circuit device | Jan 17, 2002 | Issued |
Array
(
[id] => 1269952
[patent_doc_number] => 06653155
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-11-25
[patent_title] => 'Integrated circuit devices including a resistor pattern and methods for manufacturing the same'
[patent_app_type] => B2
[patent_app_number] => 10/051908
[patent_app_country] => US
[patent_app_date] => 2002-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 5571
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/653/06653155.pdf
[firstpage_image] =>[orig_patent_app_number] => 10051908
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/051908 | Integrated circuit devices including a resistor pattern and methods for manufacturing the same | Jan 16, 2002 | Issued |
Array
(
[id] => 1119876
[patent_doc_number] => 06797628
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-09-28
[patent_title] => 'Methods of forming integrated circuitry, semiconductor processing methods, and processing method of forming MRAM circuitry'
[patent_app_type] => B2
[patent_app_number] => 10/051678
[patent_app_country] => US
[patent_app_date] => 2002-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 3373
[patent_no_of_claims] => 65
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/797/06797628.pdf
[firstpage_image] =>[orig_patent_app_number] => 10051678
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/051678 | Methods of forming integrated circuitry, semiconductor processing methods, and processing method of forming MRAM circuitry | Jan 15, 2002 | Issued |
Array
(
[id] => 5936156
[patent_doc_number] => 20020061624
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-23
[patent_title] => 'Transistor and method of making the same'
[patent_app_type] => new
[patent_app_number] => 10/050631
[patent_app_country] => US
[patent_app_date] => 2002-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4357
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0061/20020061624.pdf
[firstpage_image] =>[orig_patent_app_number] => 10050631
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/050631 | Transistor and method of making the same | Jan 14, 2002 | Issued |
Array
(
[id] => 1383853
[patent_doc_number] => 06559472
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-05-06
[patent_title] => 'Film composition'
[patent_app_type] => B2
[patent_app_number] => 10/043199
[patent_app_country] => US
[patent_app_date] => 2002-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 16
[patent_no_of_words] => 3919
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/559/06559472.pdf
[firstpage_image] =>[orig_patent_app_number] => 10043199
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/043199 | Film composition | Jan 13, 2002 | Issued |
Array
(
[id] => 6359197
[patent_doc_number] => 20020058386
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-16
[patent_title] => 'Structure of a dram and a manufacturing process therefor'
[patent_app_type] => new
[patent_app_number] => 10/035276
[patent_app_country] => US
[patent_app_date] => 2002-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3363
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 12
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0058/20020058386.pdf
[firstpage_image] =>[orig_patent_app_number] => 10035276
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/035276 | Structure of a DRAM and a manufacturing process therefor | Jan 2, 2002 | Issued |
Array
(
[id] => 6350353
[patent_doc_number] => 20020057123
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-16
[patent_title] => 'Dual mode fet & logic circuit having negative differential resistance mode'
[patent_app_type] => new
[patent_app_number] => 10/028394
[patent_app_country] => US
[patent_app_date] => 2001-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 11481
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0057/20020057123.pdf
[firstpage_image] =>[orig_patent_app_number] => 10028394
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/028394 | Dual mode FET & logic circuit having negative differential resistance mode | Dec 20, 2001 | Issued |
Array
(
[id] => 5825917
[patent_doc_number] => 20020066933
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-06-06
[patent_title] => 'Negative differential resistance field effect transistor (NDR-FET) & circuits using the same'
[patent_app_type] => new
[patent_app_number] => 10/028085
[patent_app_country] => US
[patent_app_date] => 2001-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9371
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0066/20020066933.pdf
[firstpage_image] =>[orig_patent_app_number] => 10028085
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/028085 | Negative differential resistance field effect transistor (NDR-FET) and circuits using the same | Dec 20, 2001 | Issued |
Array
(
[id] => 1172784
[patent_doc_number] => 06750139
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-06-15
[patent_title] => 'Dummy metal pattern method and apparatus'
[patent_app_type] => B2
[patent_app_number] => 10/017458
[patent_app_country] => US
[patent_app_date] => 2001-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3100
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/750/06750139.pdf
[firstpage_image] =>[orig_patent_app_number] => 10017458
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/017458 | Dummy metal pattern method and apparatus | Dec 11, 2001 | Issued |
Array
(
[id] => 1119611
[patent_doc_number] => 06797548
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-09-28
[patent_title] => 'Electro-optical device and thin film transistor and method for forming the same'
[patent_app_type] => B2
[patent_app_number] => 10/011708
[patent_app_country] => US
[patent_app_date] => 2001-12-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 6
[patent_no_of_words] => 6302
[patent_no_of_claims] => 115
[patent_no_of_ind_claims] => 21
[patent_words_short_claim] => 27
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/797/06797548.pdf
[firstpage_image] =>[orig_patent_app_number] => 10011708
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/011708 | Electro-optical device and thin film transistor and method for forming the same | Dec 10, 2001 | Issued |
Array
(
[id] => 1346240
[patent_doc_number] => 06583019
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-06-24
[patent_title] => 'Perimeter anchored thick film pad'
[patent_app_type] => B2
[patent_app_number] => 09/992678
[patent_app_country] => US
[patent_app_date] => 2001-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 1788
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/583/06583019.pdf
[firstpage_image] =>[orig_patent_app_number] => 09992678
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/992678 | Perimeter anchored thick film pad | Nov 18, 2001 | Issued |
Array
(
[id] => 6095849
[patent_doc_number] => 20020052059
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-02
[patent_title] => 'Manufacturing method of a thin film transistor'
[patent_app_type] => new
[patent_app_number] => 10/010099
[patent_app_country] => US
[patent_app_date] => 2001-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 6395
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0052/20020052059.pdf
[firstpage_image] =>[orig_patent_app_number] => 10010099
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/010099 | Manufacturing method of a thin film transistor | Nov 7, 2001 | Issued |
Array
(
[id] => 1600291
[patent_doc_number] => 06475852
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-11-05
[patent_title] => 'Method of forming field effect transistors and related field effect transistor constructions'
[patent_app_type] => B2
[patent_app_number] => 09/999886
[patent_app_country] => US
[patent_app_date] => 2001-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 16
[patent_no_of_words] => 3542
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/475/06475852.pdf
[firstpage_image] =>[orig_patent_app_number] => 09999886
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/999886 | Method of forming field effect transistors and related field effect transistor constructions | Oct 30, 2001 | Issued |
Array
(
[id] => 7645709
[patent_doc_number] => 06472260
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-10-29
[patent_title] => 'Methods of forming field effect transistors and related field effect transistor constructions'
[patent_app_type] => B2
[patent_app_number] => 09/999885
[patent_app_country] => US
[patent_app_date] => 2001-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 15
[patent_no_of_words] => 3412
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 10
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/472/06472260.pdf
[firstpage_image] =>[orig_patent_app_number] => 09999885
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/999885 | Methods of forming field effect transistors and related field effect transistor constructions | Oct 30, 2001 | Issued |
Array
(
[id] => 5828724
[patent_doc_number] => 20020068417
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-06-06
[patent_title] => 'Stereolithographic method and apparatus for fabricating spacers for semiconductor devices and resulting structures'
[patent_app_type] => new
[patent_app_number] => 10/000438
[patent_app_country] => US
[patent_app_date] => 2001-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 11181
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0068/20020068417.pdf
[firstpage_image] =>[orig_patent_app_number] => 10000438
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/000438 | Stereolithographic method and apparatus for fabricating spacers for semiconductor devices and resulting structures | Oct 23, 2001 | Issued |
Array
(
[id] => 6095903
[patent_doc_number] => 20020052089
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-02
[patent_title] => 'METHOD OF MANUFACTURING A CYLINDRICAL STORAGE NODE IN A SEMICONDUCTOR DEVICE'
[patent_app_type] => new
[patent_app_number] => 09/983348
[patent_app_country] => US
[patent_app_date] => 2001-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 2679
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0052/20020052089.pdf
[firstpage_image] =>[orig_patent_app_number] => 09983348
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/983348 | Method of manufacturing a cylindrical storage node in a semiconductor device | Oct 23, 2001 | Issued |
Array
(
[id] => 1397979
[patent_doc_number] => 06537835
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-03-25
[patent_title] => 'Method of manufacturing semiconductor device and apparatus of automatically adjusting semiconductor pattern'
[patent_app_type] => B2
[patent_app_number] => 10/037988
[patent_app_country] => US
[patent_app_date] => 2001-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 26
[patent_no_of_words] => 7484
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/537/06537835.pdf
[firstpage_image] =>[orig_patent_app_number] => 10037988
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/037988 | Method of manufacturing semiconductor device and apparatus of automatically adjusting semiconductor pattern | Oct 22, 2001 | Issued |
Array
(
[id] => 7640289
[patent_doc_number] => 06395625
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-28
[patent_title] => 'Method for manufacturing solder mask of printed circuit board'
[patent_app_type] => B1
[patent_app_number] => 09/974908
[patent_app_country] => US
[patent_app_date] => 2001-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2161
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/395/06395625.pdf
[firstpage_image] =>[orig_patent_app_number] => 09974908
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/974908 | Method for manufacturing solder mask of printed circuit board | Oct 11, 2001 | Issued |
Array
(
[id] => 6815992
[patent_doc_number] => 20030066950
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-04-10
[patent_title] => 'Method of preparing photoresponsive devices, and devices made thereby'
[patent_app_type] => new
[patent_app_number] => 09/974018
[patent_app_country] => US
[patent_app_date] => 2001-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4451
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0066/20030066950.pdf
[firstpage_image] =>[orig_patent_app_number] => 09974018
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/974018 | Method of preparing photoresponsive devices, and devices made thereby | Oct 9, 2001 | Issued |
Array
(
[id] => 5936231
[patent_doc_number] => 20020061661
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-23
[patent_title] => 'Semiconductor device manufacturing method, heat treatment apparatus, and heat treatment method'
[patent_app_type] => new
[patent_app_number] => 09/970908
[patent_app_country] => US
[patent_app_date] => 2001-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 15187
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 17
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0061/20020061661.pdf
[firstpage_image] =>[orig_patent_app_number] => 09970908
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/970908 | Semiconductor device manufacturing method, heat treatment apparatus, and heat treatment method | Oct 4, 2001 | Issued |