
Ming Y. Hon
Examiner (ID: 12806, Phone: (571)270-5245 , Office: P/2675 )
| Most Active Art Unit | 2666 |
| Art Unit(s) | 2625, 2666, 2675 |
| Total Applications | 838 |
| Issued Applications | 670 |
| Pending Applications | 56 |
| Abandoned Applications | 135 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17040733
[patent_doc_number] => 20210257369
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-19
[patent_title] => SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/313570
[patent_app_country] => US
[patent_app_date] => 2021-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6218
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17313570
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/313570 | Semiconductor memory device | May 5, 2021 | Issued |
Array
(
[id] => 17040854
[patent_doc_number] => 20210257490
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-19
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/308205
[patent_app_country] => US
[patent_app_date] => 2021-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6143
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17308205
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/308205 | Method for manufacturing a lateral double-diffused metal-oxide-semiconductor (ldmos) transistor | May 4, 2021 | Issued |
Array
(
[id] => 17993380
[patent_doc_number] => 20220359417
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => Semiconductor Device and Method of Forming a Slot in EMI Shielding Layer Using a Plurality of Slot Lines to Guide a Laser
[patent_app_type] => utility
[patent_app_number] => 17/307437
[patent_app_country] => US
[patent_app_date] => 2021-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4515
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17307437
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/307437 | Semiconductor device and method of forming a slot in EMI shielding layer using a plurality of slot lines to guide a laser | May 3, 2021 | Issued |
Array
(
[id] => 17908551
[patent_doc_number] => 11462411
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-04
[patent_title] => Gate contact over active regions
[patent_app_type] => utility
[patent_app_number] => 17/242375
[patent_app_country] => US
[patent_app_date] => 2021-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6178
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17242375
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/242375 | Gate contact over active regions | Apr 27, 2021 | Issued |
Array
(
[id] => 17025511
[patent_doc_number] => 20210249383
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-12
[patent_title] => Systems and Methods for Releveled Bump Planes for Chiplets
[patent_app_type] => utility
[patent_app_number] => 17/240364
[patent_app_country] => US
[patent_app_date] => 2021-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5092
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17240364
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/240364 | Systems and methods for releveled bump planes for chiplets | Apr 25, 2021 | Issued |
Array
(
[id] => 18561134
[patent_doc_number] => 11726377
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-15
[patent_title] => Display device including two types of transistors
[patent_app_type] => utility
[patent_app_number] => 17/230319
[patent_app_country] => US
[patent_app_date] => 2021-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 5254
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17230319
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/230319 | Display device including two types of transistors | Apr 13, 2021 | Issued |
Array
(
[id] => 16995409
[patent_doc_number] => 20210233829
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-29
[patent_title] => IINTEGRATED FAN-OUT PACKAGES WITH EMBEDDED HEAT DISSIPATION STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/227790
[patent_app_country] => US
[patent_app_date] => 2021-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10052
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17227790
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/227790 | Iintegrated fan-out packages with embedded heat dissipation structure | Apr 11, 2021 | Issued |
Array
(
[id] => 17040823
[patent_doc_number] => 20210257459
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-19
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/224743
[patent_app_country] => US
[patent_app_date] => 2021-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11434
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17224743
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/224743 | Semiconductor device and manufacturing method of the same | Apr 6, 2021 | Issued |
Array
(
[id] => 18967639
[patent_doc_number] => 11901422
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-13
[patent_title] => Semiconductor device having fin-type active patterns with shared contact plugs
[patent_app_type] => utility
[patent_app_number] => 17/224269
[patent_app_country] => US
[patent_app_date] => 2021-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 37
[patent_no_of_words] => 12546
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17224269
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/224269 | Semiconductor device having fin-type active patterns with shared contact plugs | Apr 6, 2021 | Issued |
Array
(
[id] => 18219548
[patent_doc_number] => 11594497
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-28
[patent_title] => Electromagnetic shielding structure for a semiconductor device and a method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/301327
[patent_app_country] => US
[patent_app_date] => 2021-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 40
[patent_no_of_words] => 13213
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17301327
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/301327 | Electromagnetic shielding structure for a semiconductor device and a method for manufacturing the same | Mar 30, 2021 | Issued |
Array
(
[id] => 18205496
[patent_doc_number] => 11587901
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-21
[patent_title] => Semiconductor device with redistribution structure and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 17/214350
[patent_app_country] => US
[patent_app_date] => 2021-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 9379
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 377
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17214350
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/214350 | Semiconductor device with redistribution structure and method for fabricating the same | Mar 25, 2021 | Issued |
Array
(
[id] => 16966329
[patent_doc_number] => 20210217828
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-15
[patent_title] => HIGH RESOLUTION ORGANIC LIGHT-EMITTING DIODE DEVICES, DISPLAYS, AND RELATED METHODS
[patent_app_type] => utility
[patent_app_number] => 17/301128
[patent_app_country] => US
[patent_app_date] => 2021-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21789
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17301128
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/301128 | High resolution organic light-emitting diode devices, displays, and related methods | Mar 24, 2021 | Issued |
Array
(
[id] => 17908623
[patent_doc_number] => 11462485
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-04
[patent_title] => Electronic package including electromagnetic shielding structure and method of manufacture
[patent_app_type] => utility
[patent_app_number] => 17/209784
[patent_app_country] => US
[patent_app_date] => 2021-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 3412
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17209784
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/209784 | Electronic package including electromagnetic shielding structure and method of manufacture | Mar 22, 2021 | Issued |
Array
(
[id] => 17825894
[patent_doc_number] => 11430849
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-30
[patent_title] => Organic light emitting diode display
[patent_app_type] => utility
[patent_app_number] => 17/206932
[patent_app_country] => US
[patent_app_date] => 2021-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 20840
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17206932
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/206932 | Organic light emitting diode display | Mar 18, 2021 | Issued |
Array
(
[id] => 17100337
[patent_doc_number] => 20210288128
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-16
[patent_title] => ELECTRONIC DEVICE PACKAGE AND DISPLAY DEVICE INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/198947
[patent_app_country] => US
[patent_app_date] => 2021-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10485
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17198947
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/198947 | Electronic device package and display device including the same | Mar 10, 2021 | Issued |
Array
(
[id] => 18219554
[patent_doc_number] => 11594503
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-28
[patent_title] => Wire bonding method for semiconductor package
[patent_app_type] => utility
[patent_app_number] => 17/199273
[patent_app_country] => US
[patent_app_date] => 2021-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 6657
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17199273
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/199273 | Wire bonding method for semiconductor package | Mar 10, 2021 | Issued |
Array
(
[id] => 17855243
[patent_doc_number] => 20220285286
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-08
[patent_title] => PACKAGE COMPRISING METAL LAYER CONFIGURED FOR ELECTROMAGNETIC INTERFERENCE SHIELD AND HEAT DISSIPATION
[patent_app_type] => utility
[patent_app_number] => 17/191550
[patent_app_country] => US
[patent_app_date] => 2021-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13232
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -40
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17191550
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/191550 | Package comprising metal layer configured for electromagnetic interference shield and heat dissipation | Mar 2, 2021 | Issued |
Array
(
[id] => 18304591
[patent_doc_number] => 11626508
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-04-11
[patent_title] => Structure of a fin field effect transistor (FinFET)
[patent_app_type] => utility
[patent_app_number] => 17/188698
[patent_app_country] => US
[patent_app_date] => 2021-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 7102
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17188698
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/188698 | Structure of a fin field effect transistor (FinFET) | Feb 28, 2021 | Issued |
Array
(
[id] => 17772620
[patent_doc_number] => 11404574
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-02
[patent_title] => P-type strained channel in a fin field effect transistor (FinFET) device
[patent_app_type] => utility
[patent_app_number] => 17/181234
[patent_app_country] => US
[patent_app_date] => 2021-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 26
[patent_no_of_words] => 9556
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17181234
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/181234 | P-type strained channel in a fin field effect transistor (FinFET) device | Feb 21, 2021 | Issued |
Array
(
[id] => 18351090
[patent_doc_number] => 20230139201
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-04
[patent_title] => IMAGING ELEMENT AND METHOD FOR MANUFACTURING IMAGING ELEMENT
[patent_app_type] => utility
[patent_app_number] => 17/911539
[patent_app_country] => US
[patent_app_date] => 2021-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10968
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17911539
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/911539 | IMAGING ELEMENT AND METHOD FOR MANUFACTURING IMAGING ELEMENT | Feb 7, 2021 | Pending |