
Minh D. Dinh
Examiner (ID: 3390, Phone: (571)270-5375 , Office: P/2827 )
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2827, 2825 |
| Total Applications | 480 |
| Issued Applications | 442 |
| Pending Applications | 36 |
| Abandoned Applications | 13 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16937624
[patent_doc_number] => 20210203513
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-01
[patent_title] => METHOD AND SYSTEM FOR PERFORMING PHYSICAL UNCLONABLE FUNCTION GENERATED BY NON-VOLATILE MEMORY WRITE DELAY DIFFERENCE
[patent_app_type] => utility
[patent_app_number] => 16/729512
[patent_app_country] => US
[patent_app_date] => 2019-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7416
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16729512
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/729512 | Method and system for performing physical unclonable function generated by non-volatile memory write delay difference | Dec 29, 2019 | Issued |
Array
(
[id] => 17395712
[patent_doc_number] => 11244734
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-08
[patent_title] => Modified verify scheme for programming a memory apparatus
[patent_app_type] => utility
[patent_app_number] => 16/728716
[patent_app_country] => US
[patent_app_date] => 2019-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 31
[patent_no_of_words] => 15354
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16728716
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/728716 | Modified verify scheme for programming a memory apparatus | Dec 26, 2019 | Issued |
Array
(
[id] => 16936598
[patent_doc_number] => 20210202487
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-01
[patent_title] => METHODS OF FORMING AN APPARATUS INCLUDING DEVICE STRUCTURES INCLUDING PILLAR STRUCTURES, AND RELATED MEMORY DEVICES, AND ELECTRONIC SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 16/729076
[patent_app_country] => US
[patent_app_date] => 2019-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13728
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16729076
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/729076 | Methods of forming an apparatus including device structures including pillar structures, and related memory devices, and electronic systems | Dec 26, 2019 | Issued |
Array
(
[id] => 16256532
[patent_doc_number] => 20200265907
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-20
[patent_title] => METHODS AND APPARATUS TO IMPROVE PERFORMANCE WHILE READING A ONE-TIME PROGRAMMABLE MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/729146
[patent_app_country] => US
[patent_app_date] => 2019-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15882
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16729146
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/729146 | Methods and apparatus to improve performance while reading a one-time programmable memory | Dec 26, 2019 | Issued |
Array
(
[id] => 16020413
[patent_doc_number] => 20200185050
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-11
[patent_title] => CALCULATION PROCESSING APPARATUS, AND METHOD FOR CONTROLLING CALCULATION PROCESSING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/697871
[patent_app_country] => US
[patent_app_date] => 2019-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9007
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16697871
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/697871 | Calculation processing apparatus, and method for controlling calculation processing apparatus | Nov 26, 2019 | Issued |
Array
(
[id] => 16856862
[patent_doc_number] => 20210157607
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-27
[patent_title] => DYNAMIC RE-EVALUATION OF PARAMETERS FOR NON-VOLATILE MEMORY USING MICROCONTROLLER
[patent_app_type] => utility
[patent_app_number] => 16/695759
[patent_app_country] => US
[patent_app_date] => 2019-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15478
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16695759
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/695759 | Dynamic re-evaluation of parameters for non-volatile memory using microcontroller | Nov 25, 2019 | Issued |
Array
(
[id] => 17606895
[patent_doc_number] => 11335387
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-17
[patent_title] => In-memory computing circuit for fully connected binary neural network
[patent_app_type] => utility
[patent_app_number] => 17/042921
[patent_app_country] => US
[patent_app_date] => 2019-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 5075
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17042921
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/042921 | In-memory computing circuit for fully connected binary neural network | Oct 29, 2019 | Issued |
Array
(
[id] => 17543874
[patent_doc_number] => 11309005
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-19
[patent_title] => Current steering in reading magnetic tunnel junction
[patent_app_type] => utility
[patent_app_number] => 16/655056
[patent_app_country] => US
[patent_app_date] => 2019-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5879
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16655056
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/655056 | Current steering in reading magnetic tunnel junction | Oct 15, 2019 | Issued |
Array
(
[id] => 16782043
[patent_doc_number] => 20210119122
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-22
[patent_title] => Resistive Memory with Core and Shell Oxides and Interface Dipoles
[patent_app_type] => utility
[patent_app_number] => 16/655038
[patent_app_country] => US
[patent_app_date] => 2019-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5454
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16655038
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/655038 | Resistive memory with core and shell oxides and interface dipoles | Oct 15, 2019 | Issued |
Array
(
[id] => 16131999
[patent_doc_number] => 10699766
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-30
[patent_title] => Word-line driver and method of operating a word-line driver
[patent_app_type] => utility
[patent_app_number] => 16/590869
[patent_app_country] => US
[patent_app_date] => 2019-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5424
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16590869
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/590869 | Word-line driver and method of operating a word-line driver | Oct 1, 2019 | Issued |
Array
(
[id] => 15351123
[patent_doc_number] => 20200013453
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-09
[patent_title] => SEMICONDUCTOR DEVICE, ELECTRONIC COMPONENT, AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/572784
[patent_app_country] => US
[patent_app_date] => 2019-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22327
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16572784
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/572784 | Semiconductor device, electronic component, and electronic device | Sep 16, 2019 | Issued |
Array
(
[id] => 16896082
[patent_doc_number] => 11037643
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-15
[patent_title] => Memory system for controlling magnetic memory
[patent_app_type] => utility
[patent_app_number] => 16/562482
[patent_app_country] => US
[patent_app_date] => 2019-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 48
[patent_no_of_words] => 29074
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 282
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16562482
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/562482 | Memory system for controlling magnetic memory | Sep 5, 2019 | Issued |
Array
(
[id] => 16315871
[patent_doc_number] => 20200294609
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-17
[patent_title] => SEMICONDUCTOR STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/543748
[patent_app_country] => US
[patent_app_date] => 2019-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6196
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16543748
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/543748 | SEMICONDUCTOR STORAGE DEVICE | Aug 18, 2019 | Abandoned |
Array
(
[id] => 15905489
[patent_doc_number] => 20200152265
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-14
[patent_title] => NONVOLATILE MEMORY DEVICE INCLUDING TRANSFER ELEMENT
[patent_app_type] => utility
[patent_app_number] => 16/543528
[patent_app_country] => US
[patent_app_date] => 2019-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9459
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16543528
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/543528 | Nonvolatile memory device including transfer element | Aug 16, 2019 | Issued |
Array
(
[id] => 16773739
[patent_doc_number] => 10984857
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-20
[patent_title] => Superconductive memory cells and devices
[patent_app_type] => utility
[patent_app_number] => 16/543256
[patent_app_country] => US
[patent_app_date] => 2019-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 7404
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16543256
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/543256 | Superconductive memory cells and devices | Aug 15, 2019 | Issued |
Array
(
[id] => 16034519
[patent_doc_number] => 10679686
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-09
[patent_title] => Apparatus including magnetoresistive memory device
[patent_app_type] => utility
[patent_app_number] => 16/529920
[patent_app_country] => US
[patent_app_date] => 2019-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 7126
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16529920
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/529920 | Apparatus including magnetoresistive memory device | Aug 1, 2019 | Issued |
Array
(
[id] => 16034555
[patent_doc_number] => 10679704
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-09
[patent_title] => NAND temperature data management
[patent_app_type] => utility
[patent_app_number] => 16/504039
[patent_app_country] => US
[patent_app_date] => 2019-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 13784
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16504039
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/504039 | NAND temperature data management | Jul 4, 2019 | Issued |
Array
(
[id] => 15046163
[patent_doc_number] => 20190334086
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-31
[patent_title] => FORMING AND OPERATING MEMORY DEVICES THAT UTILIZE CORRELATED ELECTRON MATERIAL (CEM)
[patent_app_type] => utility
[patent_app_number] => 16/459518
[patent_app_country] => US
[patent_app_date] => 2019-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12960
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16459518
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/459518 | Forming and operating memory devices that utilize correlated electron material (CEM) | Jun 30, 2019 | Issued |
Array
(
[id] => 17232000
[patent_doc_number] => 20210358557
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-18
[patent_title] => INTELLIGENT CHARGE PUMP ARCHITECTURE FOR FLASH ARRAY
[patent_app_type] => utility
[patent_app_number] => 16/624879
[patent_app_country] => US
[patent_app_date] => 2019-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6914
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16624879
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/624879 | Intelligent charge pump architecture for flash array | May 30, 2019 | Issued |
Array
(
[id] => 16279900
[patent_doc_number] => 10762936
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-01
[patent_title] => Apparatuses including multiple read modes and methods for same
[patent_app_type] => utility
[patent_app_number] => 16/417566
[patent_app_country] => US
[patent_app_date] => 2019-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 7457
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16417566
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/417566 | Apparatuses including multiple read modes and methods for same | May 19, 2019 | Issued |