
Minh D. Dinh
Examiner (ID: 16802, Phone: (571)270-5375 , Office: P/2827 )
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2825, 2827 |
| Total Applications | 472 |
| Issued Applications | 435 |
| Pending Applications | 37 |
| Abandoned Applications | 13 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12101908
[patent_doc_number] => 09859006
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-01-02
[patent_title] => 'Algorithmic N search/M write ternary content addressable memory (TCAM)'
[patent_app_type] => utility
[patent_app_number] => 15/185956
[patent_app_country] => US
[patent_app_date] => 2016-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4008
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15185956
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/185956 | Algorithmic N search/M write ternary content addressable memory (TCAM) | Jun 16, 2016 | Issued |
Array
(
[id] => 12953080
[patent_doc_number] => 09837166
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-05
[patent_title] => Data storage device and operating method thereof
[patent_app_type] => utility
[patent_app_number] => 15/186216
[patent_app_country] => US
[patent_app_date] => 2016-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7677
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15186216
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/186216 | Data storage device and operating method thereof | Jun 16, 2016 | Issued |
Array
(
[id] => 11354352
[patent_doc_number] => 20160373092
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-22
[patent_title] => 'DRIVER CIRCUIT FOR MEMORY DEVICES'
[patent_app_type] => utility
[patent_app_number] => 15/186408
[patent_app_country] => US
[patent_app_date] => 2016-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5438
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15186408
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/186408 | Driver circuit for memory devices | Jun 16, 2016 | Issued |
Array
(
[id] => 15286043
[patent_doc_number] => 10515690
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-24
[patent_title] => Memory architecture and method of access thereto
[patent_app_type] => utility
[patent_app_number] => 15/167301
[patent_app_country] => US
[patent_app_date] => 2016-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5779
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15167301
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/167301 | Memory architecture and method of access thereto | May 26, 2016 | Issued |
Array
(
[id] => 11847350
[patent_doc_number] => 09734908
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-08-15
[patent_title] => 'Writing method for resistive memory cell and resistive memory'
[patent_app_type] => utility
[patent_app_number] => 15/076688
[patent_app_country] => US
[patent_app_date] => 2016-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3169
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15076688
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/076688 | Writing method for resistive memory cell and resistive memory | Mar 21, 2016 | Issued |
Array
(
[id] => 12047172
[patent_doc_number] => 09824780
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-21
[patent_title] => 'Memory device with redundant IO circuit'
[patent_app_type] => utility
[patent_app_number] => 15/076416
[patent_app_country] => US
[patent_app_date] => 2016-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6482
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15076416
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/076416 | Memory device with redundant IO circuit | Mar 20, 2016 | Issued |
Array
(
[id] => 11847329
[patent_doc_number] => 09734887
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-08-15
[patent_title] => 'Per-die based memory refresh control based on a master controller'
[patent_app_type] => utility
[patent_app_number] => 15/075230
[patent_app_country] => US
[patent_app_date] => 2016-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 4082
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15075230
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/075230 | Per-die based memory refresh control based on a master controller | Mar 20, 2016 | Issued |
Array
(
[id] => 12047161
[patent_doc_number] => 09824768
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-21
[patent_title] => 'Integrated OTP memory for providing MTP memory'
[patent_app_type] => utility
[patent_app_number] => 15/076460
[patent_app_country] => US
[patent_app_date] => 2016-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 6182
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15076460
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/076460 | Integrated OTP memory for providing MTP memory | Mar 20, 2016 | Issued |
Array
(
[id] => 11353448
[patent_doc_number] => 20160372188
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-22
[patent_title] => 'PHASE CHANGE MEMORY WITH INTER-GRANULAR SWITCHING'
[patent_app_type] => utility
[patent_app_number] => 15/074202
[patent_app_country] => US
[patent_app_date] => 2016-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 5084
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15074202
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/074202 | Phase change memory with inter-granular switching | Mar 17, 2016 | Issued |
Array
(
[id] => 10992843
[patent_doc_number] => 20160189789
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-30
[patent_title] => 'Method of Operating a NAND Flash Memory Device'
[patent_app_type] => utility
[patent_app_number] => 15/065301
[patent_app_country] => US
[patent_app_date] => 2016-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 10740
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15065301
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/065301 | Method of operating a NAND flash memory device | Mar 8, 2016 | Issued |
Array
(
[id] => 11564490
[patent_doc_number] => 09627082
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-04-18
[patent_title] => 'NAND flash memory device'
[patent_app_type] => utility
[patent_app_number] => 15/065068
[patent_app_country] => US
[patent_app_date] => 2016-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 10759
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15065068
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/065068 | NAND flash memory device | Mar 8, 2016 | Issued |
Array
(
[id] => 11861715
[patent_doc_number] => 09741402
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-22
[patent_title] => 'Data storage device and operating method thereof'
[patent_app_type] => utility
[patent_app_number] => 15/060724
[patent_app_country] => US
[patent_app_date] => 2016-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 20
[patent_no_of_words] => 10087
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15060724
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/060724 | Data storage device and operating method thereof | Mar 3, 2016 | Issued |
Array
(
[id] => 11557565
[patent_doc_number] => 20170103811
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-13
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE AND OPERATING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/060044
[patent_app_country] => US
[patent_app_date] => 2016-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10637
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15060044
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/060044 | Semiconductor memory device and operating method thereof | Mar 2, 2016 | Issued |
Array
(
[id] => 11557547
[patent_doc_number] => 20170103793
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-13
[patent_title] => 'MEMORY DEVICE BASED ON DOMAIN WALL MEMORY AND READING AND WRITING METHOD THEREOF, AND APPARATUS FOR DIGITAL SIGNAL PROCESSING USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/056668
[patent_app_country] => US
[patent_app_date] => 2016-02-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 8878
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15056668
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/056668 | Memory device based on domain wall memory and reading and writing method thereof, and apparatus for digital signal processing using the same | Feb 28, 2016 | Issued |
Array
(
[id] => 13018799
[patent_doc_number] => 10032515
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-24
[patent_title] => Memory repair system and method therefor
[patent_app_type] => utility
[patent_app_number] => 15/054186
[patent_app_country] => US
[patent_app_date] => 2016-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 5503
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15054186
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/054186 | Memory repair system and method therefor | Feb 25, 2016 | Issued |
Array
(
[id] => 11502611
[patent_doc_number] => 20170076795
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-16
[patent_title] => 'ADJUSTABLE WRITING CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 15/052388
[patent_app_country] => US
[patent_app_date] => 2016-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 18350
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15052388
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/052388 | Adjustable writing circuit | Feb 23, 2016 | Issued |
Array
(
[id] => 11517244
[patent_doc_number] => 20170084318
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-23
[patent_title] => 'SEMICONDUCTOR DEVICES AND SEMICONDUCTOR SYSTEMS INCLUDING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/041728
[patent_app_country] => US
[patent_app_date] => 2016-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8503
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15041728
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/041728 | Semiconductor devices and semiconductor systems including the same | Feb 10, 2016 | Issued |
Array
(
[id] => 11265689
[patent_doc_number] => 09489988
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-08
[patent_title] => 'Memory device'
[patent_app_type] => utility
[patent_app_number] => 15/041435
[patent_app_country] => US
[patent_app_date] => 2016-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 76
[patent_no_of_words] => 30974
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15041435
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/041435 | Memory device | Feb 10, 2016 | Issued |
Array
(
[id] => 11063518
[patent_doc_number] => 20160260480
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-08
[patent_title] => 'OPERATION METHOD FOR RRAM'
[patent_app_type] => utility
[patent_app_number] => 15/040456
[patent_app_country] => US
[patent_app_date] => 2016-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3850
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15040456
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/040456 | Operation method for RRAM | Feb 9, 2016 | Issued |
Array
(
[id] => 11043297
[patent_doc_number] => 20160240253
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-18
[patent_title] => 'Screening for Later Life Stuck Bits in Ferroelectric Memories'
[patent_app_type] => utility
[patent_app_number] => 15/019698
[patent_app_country] => US
[patent_app_date] => 2016-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8528
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15019698
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/019698 | Screening for later life stuck bits in ferroelectric memories | Feb 8, 2016 | Issued |