
Minh N. Trinh
Examiner (ID: 3914)
| Most Active Art Unit | 3729 |
| Art Unit(s) | 3729 |
| Total Applications | 2605 |
| Issued Applications | 2088 |
| Pending Applications | 154 |
| Abandoned Applications | 393 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19275982
[patent_doc_number] => 12026110
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-02
[patent_title] => Dynamic interrupt provisioning
[patent_app_type] => utility
[patent_app_number] => 16/814710
[patent_app_country] => US
[patent_app_date] => 2020-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 10514
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16814710
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/814710 | Dynamic interrupt provisioning | Mar 9, 2020 | Issued |
Array
(
[id] => 17106368
[patent_doc_number] => 11126585
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-09-21
[patent_title] => Data storage device with improved interface transmitter training
[patent_app_type] => utility
[patent_app_number] => 16/812549
[patent_app_country] => US
[patent_app_date] => 2020-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 9437
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16812549
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/812549 | Data storage device with improved interface transmitter training | Mar 8, 2020 | Issued |
Array
(
[id] => 16095335
[patent_doc_number] => 20200201654
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-25
[patent_title] => CONTROL DEVICE FOR MULTI-DRIVER COMPATIBILITY AND IMPLEMENTATION METHOD
[patent_app_type] => utility
[patent_app_number] => 16/804594
[patent_app_country] => US
[patent_app_date] => 2020-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4714
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16804594
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/804594 | CONTROL DEVICE FOR MULTI-DRIVER COMPATIBILITY AND IMPLEMENTATION METHOD | Feb 27, 2020 | Abandoned |
Array
(
[id] => 16077691
[patent_doc_number] => 20200192832
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-18
[patent_title] => INFLUENCING PROCESSOR GOVERNANCE BASED ON SERIAL BUS CONVERGED IO CONNECTION MANAGEMENT
[patent_app_type] => utility
[patent_app_number] => 16/797436
[patent_app_country] => US
[patent_app_date] => 2020-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6913
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16797436
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/797436 | INFLUENCING PROCESSOR GOVERNANCE BASED ON SERIAL BUS CONVERGED IO CONNECTION MANAGEMENT | Feb 20, 2020 | Abandoned |
Array
(
[id] => 15998151
[patent_doc_number] => 20200174946
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-04
[patent_title] => INPUT/OUTPUT DIRECT MEMORY ACCESS DURING LIVE MEMORY RELOCATION
[patent_app_type] => utility
[patent_app_number] => 16/780822
[patent_app_country] => US
[patent_app_date] => 2020-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6809
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16780822
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/780822 | Input/output direct memory access during live memory relocation | Feb 2, 2020 | Issued |
Array
(
[id] => 17253006
[patent_doc_number] => 11188495
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-30
[patent_title] => SPI broadcast mode
[patent_app_type] => utility
[patent_app_number] => 16/779126
[patent_app_country] => US
[patent_app_date] => 2020-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 5923
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16779126
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/779126 | SPI broadcast mode | Jan 30, 2020 | Issued |
Array
(
[id] => 16225251
[patent_doc_number] => 20200250368
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-06
[patent_title] => SYSTEMS, METHODS AND DEVICES FOR HIGH-SPEED INPUT/OUTPUT MARGIN TESTING
[patent_app_type] => utility
[patent_app_number] => 16/778249
[patent_app_country] => US
[patent_app_date] => 2020-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9319
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16778249
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/778249 | Systems, methods and devices for high-speed input/output margin testing | Jan 30, 2020 | Issued |
Array
(
[id] => 17606014
[patent_doc_number] => 11334503
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-17
[patent_title] => Handling an input/output store instruction
[patent_app_type] => utility
[patent_app_number] => 16/775716
[patent_app_country] => US
[patent_app_date] => 2020-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 9961
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 337
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16775716
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/775716 | Handling an input/output store instruction | Jan 28, 2020 | Issued |
Array
(
[id] => 17031611
[patent_doc_number] => 11093424
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-08-17
[patent_title] => Rack switch coupling system
[patent_app_type] => utility
[patent_app_number] => 16/774345
[patent_app_country] => US
[patent_app_date] => 2020-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 9913
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16774345
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/774345 | Rack switch coupling system | Jan 27, 2020 | Issued |
Array
(
[id] => 16299879
[patent_doc_number] => 20200285602
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-10
[patent_title] => eUSB2 to USB 2.0 Data Transmission with Surplus Sync Bits
[patent_app_type] => utility
[patent_app_number] => 16/747719
[patent_app_country] => US
[patent_app_date] => 2020-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3819
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16747719
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/747719 | eUSB2 to USB 2.0 Data Transmission with Surplus Sync Bits | Jan 20, 2020 | Abandoned |
Array
(
[id] => 16943013
[patent_doc_number] => 11055255
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-06
[patent_title] => Interface connection apparatus and method
[patent_app_type] => utility
[patent_app_number] => 16/741932
[patent_app_country] => US
[patent_app_date] => 2020-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3435
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16741932
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/741932 | Interface connection apparatus and method | Jan 13, 2020 | Issued |
| 16/724446 | Bucket Update in Data Store Operation | Dec 22, 2019 | Abandoned |
Array
(
[id] => 18262168
[patent_doc_number] => 11609870
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-21
[patent_title] => Off-module data buffer
[patent_app_type] => utility
[patent_app_number] => 17/296532
[patent_app_country] => US
[patent_app_date] => 2019-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 8264
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17296532
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/296532 | Off-module data buffer | Nov 20, 2019 | Issued |
Array
(
[id] => 17062014
[patent_doc_number] => 11106616
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-08-31
[patent_title] => Virtualized peripheral component interconnect express (PCIe) device
[patent_app_type] => utility
[patent_app_number] => 16/690212
[patent_app_country] => US
[patent_app_date] => 2019-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8812
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 218
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16690212
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/690212 | Virtualized peripheral component interconnect express (PCIe) device | Nov 20, 2019 | Issued |
Array
(
[id] => 16895110
[patent_doc_number] => 11036664
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-15
[patent_title] => Method for determining the transmission speed of a communication module in adapting a connected communication module to a bus and a device for said method
[patent_app_type] => utility
[patent_app_number] => 16/689609
[patent_app_country] => US
[patent_app_date] => 2019-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 11092
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 267
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16689609
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/689609 | Method for determining the transmission speed of a communication module in adapting a connected communication module to a bus and a device for said method | Nov 19, 2019 | Issued |
Array
(
[id] => 16818787
[patent_doc_number] => 11003617
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-11
[patent_title] => USB control circuit utilizing a single configuration pin
[patent_app_type] => utility
[patent_app_number] => 16/683320
[patent_app_country] => US
[patent_app_date] => 2019-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3302
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16683320
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/683320 | USB control circuit utilizing a single configuration pin | Nov 13, 2019 | Issued |
Array
(
[id] => 17325392
[patent_doc_number] => 11216404
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-04
[patent_title] => Mechanism for device interoperability of switches in computer buses
[patent_app_type] => utility
[patent_app_number] => 16/673259
[patent_app_country] => US
[patent_app_date] => 2019-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 16048
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 502
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16673259
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/673259 | Mechanism for device interoperability of switches in computer buses | Nov 3, 2019 | Issued |
Array
(
[id] => 16121235
[patent_doc_number] => 20200212640
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => PERIPHERAL DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/591594
[patent_app_country] => US
[patent_app_date] => 2019-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2720
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16591594
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/591594 | Peripheral device | Oct 1, 2019 | Issued |
Array
(
[id] => 16454747
[patent_doc_number] => 20200364173
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-19
[patent_title] => UNIVERSAL BRIDGE CONTROLLER FOR MACHINE LANGUAGE INTERPRETIVE COLLABORATIVE ROBOT AND MACHINE INTERFACE
[patent_app_type] => utility
[patent_app_number] => 16/560967
[patent_app_country] => US
[patent_app_date] => 2019-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6977
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16560967
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/560967 | UNIVERSAL BRIDGE CONTROLLER FOR MACHINE LANGUAGE INTERPRETIVE COLLABORATIVE ROBOT AND MACHINE INTERFACE | Sep 3, 2019 | Abandoned |
Array
(
[id] => 15772461
[patent_doc_number] => 20200117248
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-16
[patent_title] => EXTERNAL ELECTRICAL CONNECTOR AND COMPUTER SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/533805
[patent_app_country] => US
[patent_app_date] => 2019-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5024
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16533805
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/533805 | EXTERNAL ELECTRICAL CONNECTOR AND COMPUTER SYSTEM | Aug 6, 2019 | Abandoned |