Minh T. Nguyen

Array ( [id] => 7445560 [patent_doc_number] => 20040196070 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-07 [patent_title] => 'Method of and apparatus for detecting difference between the frequencies, and phase locked loop circuit' [patent_app_type] => new [patent_app_number] => 10/828181 [patent_app_country] => US [patent_app_date] => 2004-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5225 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 209 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0196/20040196070.pdf [firstpage_image] =>[orig_patent_app_number] => 10828181 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 712689 [patent_doc_number] => 07057418 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-06-06 [patent_title] => 'High speed linear half-rate phase detector' [patent_app_type] => utility [patent_app_number] => 10/823060 [patent_app_country] => US [patent_app_date] => 2004-04-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3889 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/057/07057418.pdf [firstpage_image] =>[orig_patent_app_number] => 10823060 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 762624 [patent_doc_number] => 07012470 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-03-14 [patent_title] => 'Communication semiconductor integrated circuit with frequency adjustment/control circuit' [patent_app_type] => utility [patent_app_number] => 10/807158 [patent_app_country] => US [patent_app_date] => 2004-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 7463 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 262 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/012/07012470.pdf [firstpage_image] =>[orig_patent_app_number] => 10807158 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 938780 [patent_doc_number] => 06972609 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-12-06 [patent_title] => 'Semiconductor integrated circuit device with a plurality of internal circuits operable in synchronism with internal clock' [patent_app_type] => utility [patent_app_number] => 10/803983 [patent_app_country] => US [patent_app_date] => 2004-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2854 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 104 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/972/06972609.pdf [firstpage_image] =>[orig_patent_app_number] => 10803983 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7155576 [patent_doc_number] => 20050083098 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-04-21 [patent_title] => 'Clock shift circuit for gradual frequency change' [patent_app_type] => utility [patent_app_number] => 10/796005 [patent_app_country] => US [patent_app_date] => 2004-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4775 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0083/20050083098.pdf [firstpage_image] =>[orig_patent_app_number] => 10796005 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 656209 [patent_doc_number] => 07109763 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-09-19 [patent_title] => 'Phase locked loop operable over a wide frequency range' [patent_app_type] => utility [patent_app_number] => 10/796873 [patent_app_country] => US [patent_app_date] => 2004-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 3841 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/109/07109763.pdf [firstpage_image] =>[orig_patent_app_number] => 10796873 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 760071 [patent_doc_number] => 07015739 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-03-21 [patent_title] => 'Integrated circuit devices having duty cycle correction circuits that receive control signals over first and second separate paths and methods of operating the same' [patent_app_type] => utility [patent_app_number] => 10/793001 [patent_app_country] => US [patent_app_date] => 2004-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 14 [patent_no_of_words] => 4198 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/015/07015739.pdf [firstpage_image] =>[orig_patent_app_number] => 10793001 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7339717 [patent_doc_number] => 20040246032 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-09 [patent_title] => 'Clock shaping device and electronic instrument using the same' [patent_app_type] => new [patent_app_number] => 10/791652 [patent_app_country] => US [patent_app_date] => 2004-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 9443 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 17 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0246/20040246032.pdf [firstpage_image] =>[orig_patent_app_number] => 10791652 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7619577 [patent_doc_number] => 06943609 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-09-13 [patent_title] => 'Stratum clock state machine multiplexing switching' [patent_app_type] => utility [patent_app_number] => 10/782441 [patent_app_country] => US [patent_app_date] => 2004-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6830 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/943/06943609.pdf [firstpage_image] =>[orig_patent_app_number] => 10782441 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1035475 [patent_doc_number] => 06876242 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-04-05 [patent_title] => 'Synchronization module' [patent_app_type] => utility [patent_app_number] => 10/782313 [patent_app_country] => US [patent_app_date] => 2004-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6826 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/876/06876242.pdf [firstpage_image] =>[orig_patent_app_number] => 10782313 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7377309 [patent_doc_number] => 20040178856 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-16 [patent_title] => 'Continuous-phase oscillator with ultra-fine frequency resolution' [patent_app_type] => new [patent_app_number] => 10/779979 [patent_app_country] => US [patent_app_date] => 2004-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3159 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0178/20040178856.pdf [firstpage_image] =>[orig_patent_app_number] => 10779979 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 959142 [patent_doc_number] => 06954089 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-10-11 [patent_title] => 'Frequency converter having low supply voltage' [patent_app_type] => utility [patent_app_number] => 10/776199 [patent_app_country] => US [patent_app_date] => 2004-02-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 16 [patent_no_of_words] => 7708 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/954/06954089.pdf [firstpage_image] =>[orig_patent_app_number] => 10776199 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7284001 [patent_doc_number] => 20040145392 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-29 [patent_title] => 'Driver circuit' [patent_app_type] => new [patent_app_number] => 10/759135 [patent_app_country] => US [patent_app_date] => 2004-01-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 7063 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0145/20040145392.pdf [firstpage_image] =>[orig_patent_app_number] => 10759135 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 944453 [patent_doc_number] => 06967507 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-11-22 [patent_title] => 'Dual edge count programmable frequency divider' [patent_app_type] => utility [patent_app_number] => 10/758826 [patent_app_country] => US [patent_app_date] => 2004-01-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1362 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/967/06967507.pdf [firstpage_image] =>[orig_patent_app_number] => 10758826 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7101908 [patent_doc_number] => 20050104634 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-19 [patent_title] => 'Frequency divider, PLL circuit and semiconductor integrated circuit' [patent_app_type] => utility [patent_app_number] => 10/759865 [patent_app_country] => US [patent_app_date] => 2004-01-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 9170 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0104/20050104634.pdf [firstpage_image] =>[orig_patent_app_number] => 10759865 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 643183 [patent_doc_number] => 07123071 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-17 [patent_title] => 'Method and device for producing delayed signals' [patent_app_type] => utility [patent_app_number] => 10/756838 [patent_app_country] => US [patent_app_date] => 2004-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3094 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 24 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/123/07123071.pdf [firstpage_image] =>[orig_patent_app_number] => 10756838 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6981505 [patent_doc_number] => 20050151573 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-14 [patent_title] => 'Method and system for pulse waveform variable edge control' [patent_app_type] => utility [patent_app_number] => 10/756481 [patent_app_country] => US [patent_app_date] => 2004-01-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3727 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0151/20050151573.pdf [firstpage_image] =>[orig_patent_app_number] => 10756481 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 969049 [patent_doc_number] => 06940327 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-09-06 [patent_title] => 'Pulse width control circuit controlling pulse width of output light' [patent_app_type] => utility [patent_app_number] => 10/754703 [patent_app_country] => US [patent_app_date] => 2004-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 17 [patent_no_of_words] => 7596 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 495 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/940/06940327.pdf [firstpage_image] =>[orig_patent_app_number] => 10754703 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 979516 [patent_doc_number] => 06930522 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-16 [patent_title] => 'Method and apparatus to delay signal latching' [patent_app_type] => utility [patent_app_number] => 10/752770 [patent_app_country] => US [patent_app_date] => 2004-01-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2211 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/930/06930522.pdf [firstpage_image] =>[orig_patent_app_number] => 10752770 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7319425 [patent_doc_number] => 20040135613 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-07-15 [patent_title] => 'Pulse clock/signal delay apparatus and method' [patent_app_type] => new [patent_app_number] => 10/743955 [patent_app_country] => US [patent_app_date] => 2003-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 10906 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 343 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0135/20040135613.pdf [firstpage_image] =>[orig_patent_app_number] => 10743955 [rel_patent_id] =>[rel_patent_doc_number] =>)