Application number | Title of the application | Filing Date | Status |
---|
Array
(
[id] => 16782507
[patent_doc_number] => 20210119586
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-22
[patent_title] => Operational Amplifier, Radio Frequency Circuit, and Electronic Device
[patent_app_type] => utility
[patent_app_number] => 17/135331
[patent_app_country] => US
[patent_app_date] => 2020-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7108
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 448
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17135331
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/135331 | Operational amplifier, radio frequency circuit, and electronic device | Dec 27, 2020 | Issued |
Array
(
[id] => 17071400
[patent_doc_number] => 20210273617
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-09-02
[patent_title] => AMPLIFIER AND AMPLIFICATION METHOD
[patent_app_type] => utility
[patent_app_number] => 17/134391
[patent_app_country] => US
[patent_app_date] => 2020-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11467
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17134391
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/134391 | Amplifier and amplification method | Dec 25, 2020 | Issued |
Array
(
[id] => 18073796
[patent_doc_number] => 11532637
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-20
[patent_title] => Embedded flash memory cell including a tunnel dielectric layer having different thicknesses over a memory region
[patent_app_type] => utility
[patent_app_number] => 17/132258
[patent_app_country] => US
[patent_app_date] => 2020-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 30
[patent_no_of_words] => 7571
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17132258
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/132258 | Embedded flash memory cell including a tunnel dielectric layer having different thicknesses over a memory region | Dec 22, 2020 | Issued |
Array
(
[id] => 17692540
[patent_doc_number] => 20220199833
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-23
[patent_title] => FIELD-EFFECT TRANSISTOR (FET) WITH SELF-ALIGNED FERROELECTRIC CAPACITOR AND METHODS OF FABRICATION
[patent_app_type] => utility
[patent_app_number] => 17/133197
[patent_app_country] => US
[patent_app_date] => 2020-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9086
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17133197
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/133197 | Field-effect transistor (FET) with self-aligned ferroelectric capacitor and methods of fabrication | Dec 22, 2020 | Issued |
Array
(
[id] => 19539897
[patent_doc_number] => 12132457
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-29
[patent_title] => Buffer circuit, receiver, base station and mobile device
[patent_app_type] => utility
[patent_app_number] => 17/131824
[patent_app_country] => US
[patent_app_date] => 2020-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 12157
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17131824
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/131824 | Buffer circuit, receiver, base station and mobile device | Dec 22, 2020 | Issued |
Array
(
[id] => 19568290
[patent_doc_number] => 12143073
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-12
[patent_title] => Signal envelope detector, overload detector, receiver, base station and mobile device
[patent_app_type] => utility
[patent_app_number] => 17/131962
[patent_app_country] => US
[patent_app_date] => 2020-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 10335
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17131962
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/131962 | Signal envelope detector, overload detector, receiver, base station and mobile device | Dec 22, 2020 | Issued |
Array
(
[id] => 17879167
[patent_doc_number] => 11451202
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-20
[patent_title] => Signal output circuit
[patent_app_type] => utility
[patent_app_number] => 17/130011
[patent_app_country] => US
[patent_app_date] => 2020-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 3591
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 263
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17130011
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/130011 | Signal output circuit | Dec 21, 2020 | Issued |
Array
(
[id] => 19016297
[patent_doc_number] => 11923238
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-05
[patent_title] => Method of forming RF devices with enhanced performance including attaching a wafer to a support carrier by a bonding technique without any polymer adhesive
[patent_app_type] => utility
[patent_app_number] => 17/121194
[patent_app_country] => US
[patent_app_date] => 2020-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 26
[patent_no_of_words] => 10507
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 295
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17121194
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/121194 | Method of forming RF devices with enhanced performance including attaching a wafer to a support carrier by a bonding technique without any polymer adhesive | Dec 13, 2020 | Issued |
Array
(
[id] => 17247826
[patent_doc_number] => 20210367571
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-25
[patent_title] => OPERATIONAL AMPLIFIER AND DIRECT CURRENT VOLTAGE LEVEL CONTROL METHOD
[patent_app_type] => utility
[patent_app_number] => 17/116241
[patent_app_country] => US
[patent_app_date] => 2020-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3596
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17116241
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/116241 | Operational amplifier and direct current voltage level control method | Dec 8, 2020 | Issued |
Array
(
[id] => 17660791
[patent_doc_number] => 20220181256
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-09
[patent_title] => HYBRID MANUFACTURING FOR INTEGRATED CIRCUIT DEVICES AND ASSEMBLIES
[patent_app_type] => utility
[patent_app_number] => 17/114537
[patent_app_country] => US
[patent_app_date] => 2020-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 46877
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17114537
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/114537 | Hybrid manufacturing of microeletronic assemblies with first and second integrated circuit structures | Dec 7, 2020 | Issued |
Array
(
[id] => 16731990
[patent_doc_number] => 20210099138
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-01
[patent_title] => TRANSCONDUCTANCE AMPLIFIER AND CHIP
[patent_app_type] => utility
[patent_app_number] => 17/115606
[patent_app_country] => US
[patent_app_date] => 2020-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4783
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17115606
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/115606 | Transconductance amplifier and chip | Dec 7, 2020 | Issued |
Array
(
[id] => 17055813
[patent_doc_number] => 20210265247
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-26
[patent_title] => FLIP CHIP SELF-ALIGNMENT FEATURES FOR SUBSTRATE AND LEADFRAME APPLICATIONS
[patent_app_type] => utility
[patent_app_number] => 17/113498
[patent_app_country] => US
[patent_app_date] => 2020-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4361
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17113498
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/113498 | Flip chip curved sidewall self-alignment features for substrate and method for manufacturing the self-alignment features | Dec 6, 2020 | Issued |
Array
(
[id] => 17661566
[patent_doc_number] => 20220182031
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-06-09
[patent_title] => SINGLE SERVO LOOP CONTROLLING AN AUTOMATIC GAIN CONTROL AND CURRENT SOURCING MECHANISM
[patent_app_type] => utility
[patent_app_number] => 17/111884
[patent_app_country] => US
[patent_app_date] => 2020-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6465
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17111884
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/111884 | Single servo loop controlling an automatic gain control and current sourcing mechanism | Dec 3, 2020 | Issued |
Array
(
[id] => 16905724
[patent_doc_number] => 20210184640
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-17
[patent_title] => DECISION FEEDBACK EQUALIZER CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT THAT INCLUDES DECISION FEEDBACK EQUALIZER CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/106236
[patent_app_country] => US
[patent_app_date] => 2020-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7919
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17106236
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/106236 | DECISION FEEDBACK EQUALIZER CIRCUIT AND SEMICONDUCTOR INTEGRATED CIRCUIT THAT INCLUDES DECISION FEEDBACK EQUALIZER CIRCUIT | Nov 29, 2020 | Abandoned |
Array
(
[id] => 18767006
[patent_doc_number] => 11817418
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-14
[patent_title] => Semiconductor device comprising a can housing a semiconductor die which is embedded by an encapsulant
[patent_app_type] => utility
[patent_app_number] => 17/103511
[patent_app_country] => US
[patent_app_date] => 2020-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 5480
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17103511
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/103511 | Semiconductor device comprising a can housing a semiconductor die which is embedded by an encapsulant | Nov 23, 2020 | Issued |
Array
(
[id] => 17909186
[patent_doc_number] => 11463056
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-04
[patent_title] => Integrated circuit with an input multiplexer system
[patent_app_type] => utility
[patent_app_number] => 16/953583
[patent_app_country] => US
[patent_app_date] => 2020-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8245
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16953583
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/953583 | Integrated circuit with an input multiplexer system | Nov 19, 2020 | Issued |
Array
(
[id] => 18156188
[patent_doc_number] => 11569179
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-31
[patent_title] => Package structure including an outer lead portion and an inner lead portion and method for manufacturing package structure
[patent_app_type] => utility
[patent_app_number] => 16/953255
[patent_app_country] => US
[patent_app_date] => 2020-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 16
[patent_no_of_words] => 7168
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16953255
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/953255 | Package structure including an outer lead portion and an inner lead portion and method for manufacturing package structure | Nov 18, 2020 | Issued |
Array
(
[id] => 16677420
[patent_doc_number] => 20210066186
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-04
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/950577
[patent_app_country] => US
[patent_app_date] => 2020-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10449
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16950577
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/950577 | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE | Nov 16, 2020 | Abandoned |
Array
(
[id] => 18464466
[patent_doc_number] => 11688763
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-27
[patent_title] => Semiconductor device having side-diffused trench plug
[patent_app_type] => utility
[patent_app_number] => 16/950420
[patent_app_country] => US
[patent_app_date] => 2020-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 15
[patent_no_of_words] => 6187
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16950420
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/950420 | Semiconductor device having side-diffused trench plug | Nov 16, 2020 | Issued |
Array
(
[id] => 18608677
[patent_doc_number] => 11750164
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-05
[patent_title] => Controlled rail-voltage decay for boost power supply output protection
[patent_app_type] => utility
[patent_app_number] => 16/950685
[patent_app_country] => US
[patent_app_date] => 2020-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5423
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16950685
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/950685 | Controlled rail-voltage decay for boost power supply output protection | Nov 16, 2020 | Issued |