Application number | Title of the application | Filing Date | Status |
---|
Array
(
[id] => 18623859
[patent_doc_number] => 11756915
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-12
[patent_title] => Method and structure to control the solder thickness for double sided cooling power module
[patent_app_type] => utility
[patent_app_number] => 17/035430
[patent_app_country] => US
[patent_app_date] => 2020-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 4697
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17035430
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/035430 | Method and structure to control the solder thickness for double sided cooling power module | Sep 27, 2020 | Issued |
Array
(
[id] => 17803321
[patent_doc_number] => 11417634
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-16
[patent_title] => Semiconductor module having an N terminal, A P terminal and an output terminal and method of fabricating the semiconductor module
[patent_app_type] => utility
[patent_app_number] => 17/033207
[patent_app_country] => US
[patent_app_date] => 2020-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 9151
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 251
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17033207
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/033207 | Semiconductor module having an N terminal, A P terminal and an output terminal and method of fabricating the semiconductor module | Sep 24, 2020 | Issued |
Array
(
[id] => 16888998
[patent_doc_number] => 20210175195
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-06-10
[patent_title] => Interconnect Structure for High Power GaN Module
[patent_app_type] => utility
[patent_app_number] => 17/028353
[patent_app_country] => US
[patent_app_date] => 2020-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4052
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17028353
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/028353 | Interconnect Structure for High Power GaN Module | Sep 21, 2020 | Pending |
Array
(
[id] => 19494314
[patent_doc_number] => 12113038
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-08
[patent_title] => Thermal compression flip chip bump for high performance and fine pitch
[patent_app_type] => utility
[patent_app_number] => 17/027316
[patent_app_country] => US
[patent_app_date] => 2020-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 5529
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17027316
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/027316 | Thermal compression flip chip bump for high performance and fine pitch | Sep 20, 2020 | Issued |
Array
(
[id] => 17979225
[patent_doc_number] => 11496103
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-08
[patent_title] => Transconductance circuits with degeneration transistors
[patent_app_type] => utility
[patent_app_number] => 17/026257
[patent_app_country] => US
[patent_app_date] => 2020-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 10201
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17026257
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/026257 | Transconductance circuits with degeneration transistors | Sep 19, 2020 | Issued |
Array
(
[id] => 17942351
[patent_doc_number] => 11476817
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-18
[patent_title] => Low-power and area-efficient gain-bandwidth tripler amplifier
[patent_app_type] => utility
[patent_app_number] => 17/023192
[patent_app_country] => US
[patent_app_date] => 2020-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10396
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17023192
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/023192 | Low-power and area-efficient gain-bandwidth tripler amplifier | Sep 15, 2020 | Issued |
Array
(
[id] => 17477467
[patent_doc_number] => 20220084971
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-17
[patent_title] => SEMICONDUCTOR DEVICE ASSEMBLY WITH EMBOSSED SOLDER MASK AND ASSOCIATED METHODS AND SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 17/021364
[patent_app_country] => US
[patent_app_date] => 2020-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4866
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17021364
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/021364 | Semiconductor device assembly with embossed solder mask having non-planar features and associated methods and systems | Sep 14, 2020 | Issued |
Array
(
[id] => 18137256
[patent_doc_number] => 11562945
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-24
[patent_title] => Semiconductor device having a spacer structure in a conductive layer and a contact structure in the spacer structure
[patent_app_type] => utility
[patent_app_number] => 17/020473
[patent_app_country] => US
[patent_app_date] => 2020-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 12261
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17020473
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/020473 | Semiconductor device having a spacer structure in a conductive layer and a contact structure in the spacer structure | Sep 13, 2020 | Issued |
Array
(
[id] => 16546515
[patent_doc_number] => 20200412930
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-31
[patent_title] => EVENT DETECTING DEVICE INCLUDING AN EVENT SIGNAL GENERATOR AND AN OUTPUT SIGNAL GENERATOR
[patent_app_type] => utility
[patent_app_number] => 17/019536
[patent_app_country] => US
[patent_app_date] => 2020-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5691
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17019536
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/019536 | EVENT DETECTING DEVICE INCLUDING AN EVENT SIGNAL GENERATOR AND AN OUTPUT SIGNAL GENERATOR | Sep 13, 2020 | Pending |
Array
(
[id] => 18874743
[patent_doc_number] => 11862566
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-02
[patent_title] => Semiconductor device including a cell array region and an extension region
[patent_app_type] => utility
[patent_app_number] => 17/018400
[patent_app_country] => US
[patent_app_date] => 2020-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 10391
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17018400
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/018400 | Semiconductor device including a cell array region and an extension region | Sep 10, 2020 | Issued |
Array
(
[id] => 17848577
[patent_doc_number] => 11437965
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-06
[patent_title] => Variable gain amplifier and wireless communication device
[patent_app_type] => utility
[patent_app_number] => 17/018272
[patent_app_country] => US
[patent_app_date] => 2020-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 5333
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17018272
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/018272 | Variable gain amplifier and wireless communication device | Sep 10, 2020 | Issued |
Array
(
[id] => 17818589
[patent_doc_number] => 11424213
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-23
[patent_title] => Semiconductor structure including a first surface mount component and a second surface mount component and method of fabricating the semiconductor structure
[patent_app_type] => utility
[patent_app_number] => 17/017622
[patent_app_country] => US
[patent_app_date] => 2020-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 24
[patent_no_of_words] => 7981
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17017622
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/017622 | Semiconductor structure including a first surface mount component and a second surface mount component and method of fabricating the semiconductor structure | Sep 9, 2020 | Issued |
Array
(
[id] => 16715628
[patent_doc_number] => 20210082775
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-18
[patent_title] => Method for Forming a Connection between Two Connection Partners and Method for Monitoring a Connection Process
[patent_app_type] => utility
[patent_app_number] => 17/013923
[patent_app_country] => US
[patent_app_date] => 2020-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4630
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17013923
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/013923 | Method for forming a pre-connection layer on a surface of a connection partner and method for monitoring a connection process | Sep 7, 2020 | Issued |
Array
(
[id] => 19029979
[patent_doc_number] => 11929345
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-12
[patent_title] => Semiconductor device including binding agent adhering an integrated circuit device to an interposer
[patent_app_type] => utility
[patent_app_number] => 17/014345
[patent_app_country] => US
[patent_app_date] => 2020-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 71
[patent_figures_cnt] => 97
[patent_no_of_words] => 11126
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17014345
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/014345 | Semiconductor device including binding agent adhering an integrated circuit device to an interposer | Sep 7, 2020 | Issued |
Array
(
[id] => 18387276
[patent_doc_number] => 11658069
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-05-23
[patent_title] => Method for manufacturing a semiconductor device having an interconnect structure over a substrate
[patent_app_type] => utility
[patent_app_number] => 17/012312
[patent_app_country] => US
[patent_app_date] => 2020-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 57
[patent_figures_cnt] => 57
[patent_no_of_words] => 12422
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17012312
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/012312 | Method for manufacturing a semiconductor device having an interconnect structure over a substrate | Sep 3, 2020 | Issued |
Array
(
[id] => 18332270
[patent_doc_number] => 11637531
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-04-25
[patent_title] => Supply generator and associated control methods
[patent_app_type] => utility
[patent_app_number] => 17/012821
[patent_app_country] => US
[patent_app_date] => 2020-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 18
[patent_no_of_words] => 12854
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17012821
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/012821 | Supply generator and associated control methods | Sep 3, 2020 | Issued |
Array
(
[id] => 18121201
[patent_doc_number] => 11552604
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-10
[patent_title] => Balun device and differential phase shifter
[patent_app_type] => utility
[patent_app_number] => 17/011442
[patent_app_country] => US
[patent_app_date] => 2020-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 8412
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17011442
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/011442 | Balun device and differential phase shifter | Sep 2, 2020 | Issued |
Array
(
[id] => 19245756
[patent_doc_number] => 12016221
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-18
[patent_title] => Display substrate having a display region and a non-display region surrounding the display region and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/298439
[patent_app_country] => US
[patent_app_date] => 2020-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 6351
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 330
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17298439
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/298439 | Display substrate having a display region and a non-display region surrounding the display region and method for manufacturing the same | Sep 1, 2020 | Issued |
Array
(
[id] => 18417566
[patent_doc_number] => 11672125
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-06
[patent_title] => Semiconductor memory device including a memory cell array
[patent_app_type] => utility
[patent_app_number] => 17/007659
[patent_app_country] => US
[patent_app_date] => 2020-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 11681
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17007659
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/007659 | Semiconductor memory device including a memory cell array | Aug 30, 2020 | Issued |
Array
(
[id] => 17247817
[patent_doc_number] => 20210367562
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-25
[patent_title] => POWER AMPLIFIER WITH BIAS CURRENT GENERATING AND BIAS CURRENT LIMITING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 17/005369
[patent_app_country] => US
[patent_app_date] => 2020-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6271
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17005369
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/005369 | Power amplifier with bias current generating and bias current limiting apparatus | Aug 27, 2020 | Issued |