
Mohammad M. Ali
Examiner (ID: 3439, Phone: (571)272-4806 , Office: P/3744 )
| Most Active Art Unit | 3744 |
| Art Unit(s) | 3784, 3744 |
| Total Applications | 2900 |
| Issued Applications | 2338 |
| Pending Applications | 41 |
| Abandoned Applications | 530 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19582598
[patent_doc_number] => 12148726
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-19
[patent_title] => Semiconductor substrate structure, semiconductor structure and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 18/587993
[patent_app_country] => US
[patent_app_date] => 2024-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 29
[patent_no_of_words] => 8192
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18587993
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/587993 | Semiconductor substrate structure, semiconductor structure and manufacturing method thereof | Feb 26, 2024 | Issued |
Array
(
[id] => 19176159
[patent_doc_number] => 20240162133
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-16
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 18/423229
[patent_app_country] => US
[patent_app_date] => 2024-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8861
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18423229
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/423229 | Semiconductor package | Jan 24, 2024 | Issued |
Array
(
[id] => 19935124
[patent_doc_number] => 12308332
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-20
[patent_title] => Circuitry for electrical redundancy in bonded structures
[patent_app_type] => utility
[patent_app_number] => 18/422795
[patent_app_country] => US
[patent_app_date] => 2024-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 0
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18422795
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/422795 | Circuitry for electrical redundancy in bonded structures | Jan 24, 2024 | Issued |
Array
(
[id] => 19176290
[patent_doc_number] => 20240162264
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-16
[patent_title] => DEVICE OVER PHOTODETECTOR PIXEL SENSOR
[patent_app_type] => utility
[patent_app_number] => 18/404178
[patent_app_country] => US
[patent_app_date] => 2024-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14122
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18404178
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/404178 | Device over photodetector pixel sensor | Jan 3, 2024 | Issued |
Array
(
[id] => 19533957
[patent_doc_number] => 20240357859
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-24
[patent_title] => DISPLAY PANEL AND MANUFACTURING METHOD
[patent_app_type] => utility
[patent_app_number] => 18/402733
[patent_app_country] => US
[patent_app_date] => 2024-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18757
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18402733
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/402733 | DISPLAY PANEL AND MANUFACTURING METHOD | Jan 2, 2024 | Pending |
Array
(
[id] => 20056055
[patent_doc_number] => 20250194277
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-12
[patent_title] => IMAGE SENSOR DEVICE WITH LIGHT RETENTION STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/401751
[patent_app_country] => US
[patent_app_date] => 2024-01-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3067
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18401751
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/401751 | IMAGE SENSOR DEVICE WITH LIGHT RETENTION STRUCTURE | Jan 1, 2024 | Pending |
Array
(
[id] => 19130888
[patent_doc_number] => 20240136241
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-25
[patent_title] => SEMICONDUCTOR DEVICE HAVING ELECTRODE PADS ARRANGED BETWEEN GROUPS OF EXTERNAL ELECTRODES
[patent_app_type] => utility
[patent_app_number] => 18/398680
[patent_app_country] => US
[patent_app_date] => 2023-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4080
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18398680
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/398680 | SEMICONDUCTOR DEVICE HAVING ELECTRODE PADS ARRANGED BETWEEN GROUPS OF EXTERNAL ELECTRODES | Dec 27, 2023 | Pending |
Array
(
[id] => 19130888
[patent_doc_number] => 20240136241
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-25
[patent_title] => SEMICONDUCTOR DEVICE HAVING ELECTRODE PADS ARRANGED BETWEEN GROUPS OF EXTERNAL ELECTRODES
[patent_app_type] => utility
[patent_app_number] => 18/398680
[patent_app_country] => US
[patent_app_date] => 2023-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4080
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18398680
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/398680 | SEMICONDUCTOR DEVICE HAVING ELECTRODE PADS ARRANGED BETWEEN GROUPS OF EXTERNAL ELECTRODES | Dec 27, 2023 | Pending |
Array
(
[id] => 19101140
[patent_doc_number] => 20240120368
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-11
[patent_title] => REDUCED ESR IN TRENCH CAPACITOR
[patent_app_type] => utility
[patent_app_number] => 18/543769
[patent_app_country] => US
[patent_app_date] => 2023-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4769
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18543769
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/543769 | REDUCED ESR IN TRENCH CAPACITOR | Dec 17, 2023 | Pending |
Array
(
[id] => 19552837
[patent_doc_number] => 12136548
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-05
[patent_title] => Laser annealing apparatus, laser annealing method, and method for manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 18/538152
[patent_app_country] => US
[patent_app_date] => 2023-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 7801
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18538152
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/538152 | Laser annealing apparatus, laser annealing method, and method for manufacturing semiconductor device | Dec 12, 2023 | Issued |
Array
(
[id] => 20055934
[patent_doc_number] => 20250194156
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-12
[patent_title] => DEEP SOURCE/DRAIN WITH SIDEWALL LINER PROTECTION AND DIRECT BACKSIDE CONTACT
[patent_app_type] => utility
[patent_app_number] => 18/536395
[patent_app_country] => US
[patent_app_date] => 2023-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3425
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18536395
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/536395 | DEEP SOURCE/DRAIN WITH SIDEWALL LINER PROTECTION AND DIRECT BACKSIDE CONTACT | Dec 11, 2023 | Pending |
Array
(
[id] => 19758179
[patent_doc_number] => 20250046744
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-06
[patent_title] => BONDING LAYERS IN SEMICONDCUTOR PACKAGES AND METHODS OF FORMING
[patent_app_type] => utility
[patent_app_number] => 18/512710
[patent_app_country] => US
[patent_app_date] => 2023-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12349
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18512710
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/512710 | BONDING LAYERS IN SEMICONDCUTOR PACKAGES AND METHODS OF FORMING | Nov 16, 2023 | Pending |
Array
(
[id] => 19260962
[patent_doc_number] => 12021028
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-25
[patent_title] => 3D semiconductor devices and structures with electronic circuit units
[patent_app_type] => utility
[patent_app_number] => 18/389582
[patent_app_country] => US
[patent_app_date] => 2023-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 57
[patent_no_of_words] => 20240
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18389582
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/389582 | 3D semiconductor devices and structures with electronic circuit units | Nov 13, 2023 | Issued |
Array
(
[id] => 19007754
[patent_doc_number] => 20240071825
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-29
[patent_title] => System, Device and Methods of Manufacture
[patent_app_type] => utility
[patent_app_number] => 18/503453
[patent_app_country] => US
[patent_app_date] => 2023-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10202
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18503453
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/503453 | System, device and methods of manufacture | Nov 6, 2023 | Issued |
Array
(
[id] => 19146325
[patent_doc_number] => 20240145355
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-02
[patent_title] => METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES, CORRESPONDING COMPONENT, SEMICONDUCTOR DEVICE AND METHOD
[patent_app_type] => utility
[patent_app_number] => 18/385996
[patent_app_country] => US
[patent_app_date] => 2023-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3521
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18385996
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/385996 | METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES, CORRESPONDING COMPONENT, SEMICONDUCTOR DEVICE AND METHOD | Oct 31, 2023 | Pending |
Array
(
[id] => 18991109
[patent_doc_number] => 20240063078
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-22
[patent_title] => SEMICONDUCTOR PACKAGE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/497043
[patent_app_country] => US
[patent_app_date] => 2023-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13330
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18497043
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/497043 | SEMICONDUCTOR PACKAGE STRUCTURE | Oct 29, 2023 | Pending |
Array
(
[id] => 19193484
[patent_doc_number] => 20240172397
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-23
[patent_title] => ELECTRONIC CONTROL UNIT
[patent_app_type] => utility
[patent_app_number] => 18/383897
[patent_app_country] => US
[patent_app_date] => 2023-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2455
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18383897
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/383897 | ELECTRONIC CONTROL UNIT | Oct 24, 2023 | Pending |
Array
(
[id] => 18959101
[patent_doc_number] => 20240047428
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-08
[patent_title] => MEMORY DEVICES AND ELECTRONIC SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 18/491678
[patent_app_country] => US
[patent_app_date] => 2023-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16827
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18491678
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/491678 | Memory devices and electronic systems | Oct 19, 2023 | Issued |
Array
(
[id] => 19428306
[patent_doc_number] => 12087740
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-10
[patent_title] => Method of forming a semiconductor module
[patent_app_type] => utility
[patent_app_number] => 18/381929
[patent_app_country] => US
[patent_app_date] => 2023-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 8297
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18381929
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/381929 | Method of forming a semiconductor module | Oct 18, 2023 | Issued |
Array
(
[id] => 19461478
[patent_doc_number] => 12102014
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-24
[patent_title] => Semiconductor device and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 18/376437
[patent_app_country] => US
[patent_app_date] => 2023-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3430
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18376437
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/376437 | Semiconductor device and method for fabricating the same | Oct 2, 2023 | Issued |