Mohammad M Ali
Examiner (ID: 9935, Phone: (571)272-4806 , Office: P/3744 )
Most Active Art Unit | 3744 |
Art Unit(s) | 3784, 3744 |
Total Applications | 2900 |
Issued Applications | 2328 |
Pending Applications | 41 |
Abandoned Applications | 531 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 15599695
[patent_doc_number] => 20200076382
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => RECOVERY CONTROL FOR POWER CONVERTER
[patent_app_type] => utility
[patent_app_number] => 16/264311
[patent_app_country] => US
[patent_app_date] => 2019-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4021
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16264311
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/264311 | Recovery control for power converter | Jan 30, 2019 | Issued |
Array
(
[id] => 14414203
[patent_doc_number] => 20190172945
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-06
[patent_title] => FOLDED CHANNEL TRENCH MOSFET
[patent_app_type] => utility
[patent_app_number] => 16/264540
[patent_app_country] => US
[patent_app_date] => 2019-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3678
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16264540
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/264540 | Method for fabricating a folded channel trench MOSFET | Jan 30, 2019 | Issued |
Array
(
[id] => 14382075
[patent_doc_number] => 20190164950
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-30
[patent_title] => SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/264046
[patent_app_country] => US
[patent_app_date] => 2019-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5127
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16264046
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/264046 | Semiconductor device having a first cell row and a second cell row | Jan 30, 2019 | Issued |
Array
(
[id] => 14415181
[patent_doc_number] => 20190173434
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-06
[patent_title] => RF POWER TRANSISTOR CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 16/255612
[patent_app_country] => US
[patent_app_date] => 2019-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11141
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16255612
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/255612 | RF power transistor circuits | Jan 22, 2019 | Issued |
Array
(
[id] => 14722681
[patent_doc_number] => 20190252404
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-15
[patent_title] => THREE-DIMENSIONAL MEMORY DEVICE CONTAINING THROUGH-MEMORY-LEVEL CONTACT VIA STRUCTURES AND METHOD OF MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/251780
[patent_app_country] => US
[patent_app_date] => 2019-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 44300
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16251780
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/251780 | Three-dimensional memory device containing through-memory-level contact via structures | Jan 17, 2019 | Issued |
Array
(
[id] => 15599683
[patent_doc_number] => 20200076376
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => ENVELOPE TRACKING CIRCUIT AND RELATED POWER AMPLIFIER APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/250298
[patent_app_country] => US
[patent_app_date] => 2019-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5492
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16250298
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/250298 | Envelope tracking circuit and related power amplifier apparatus | Jan 16, 2019 | Issued |
Array
(
[id] => 14318785
[patent_doc_number] => 20190149096
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-16
[patent_title] => CLOSED-LOOP DIGITAL COMPENSATION SCHEME
[patent_app_type] => utility
[patent_app_number] => 16/249619
[patent_app_country] => US
[patent_app_date] => 2019-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5649
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16249619
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/249619 | Closed-loop digital compensation scheme | Jan 15, 2019 | Issued |
Array
(
[id] => 14318797
[patent_doc_number] => 20190149102
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-16
[patent_title] => PHEMT SWITCH CIRCUITS WITH ENHANCED LINEARITY PERFORMANCE
[patent_app_type] => utility
[patent_app_number] => 16/249422
[patent_app_country] => US
[patent_app_date] => 2019-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9483
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16249422
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/249422 | pHEMT switch circuits with enhanced linearity performance | Jan 15, 2019 | Issued |
Array
(
[id] => 17181878
[patent_doc_number] => 11159132
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-26
[patent_title] => Class D amplifier stereo to mono converter
[patent_app_type] => utility
[patent_app_number] => 16/246085
[patent_app_country] => US
[patent_app_date] => 2019-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 6427
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16246085
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/246085 | Class D amplifier stereo to mono converter | Jan 10, 2019 | Issued |
Array
(
[id] => 14317353
[patent_doc_number] => 20190148380
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-16
[patent_title] => SEMICONDUCTOR DEVICE COMPRISING A STANDARD CELL
[patent_app_type] => utility
[patent_app_number] => 16/245164
[patent_app_country] => US
[patent_app_date] => 2019-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8222
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16245164
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/245164 | Semiconductor device comprising a standard cell including a non-active fin area | Jan 9, 2019 | Issued |
Array
(
[id] => 16417875
[patent_doc_number] => 10825776
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-03
[patent_title] => Semiconductor packages having semiconductor chips disposed in opening in shielding core plate
[patent_app_type] => utility
[patent_app_number] => 16/240174
[patent_app_country] => US
[patent_app_date] => 2019-01-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 5917
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16240174
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/240174 | Semiconductor packages having semiconductor chips disposed in opening in shielding core plate | Jan 3, 2019 | Issued |
Array
(
[id] => 16594517
[patent_doc_number] => 10903798
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Ultrawideband very low noise amplifier with noise reduction and current reuse
[patent_app_type] => utility
[patent_app_number] => 16/238637
[patent_app_country] => US
[patent_app_date] => 2019-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 19
[patent_no_of_words] => 10962
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16238637
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/238637 | Ultrawideband very low noise amplifier with noise reduction and current reuse | Jan 2, 2019 | Issued |
Array
(
[id] => 16433534
[patent_doc_number] => 10833637
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-10
[patent_title] => Charge-pump tracker circuitry
[patent_app_type] => utility
[patent_app_number] => 16/237141
[patent_app_country] => US
[patent_app_date] => 2018-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4441
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16237141
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/237141 | Charge-pump tracker circuitry | Dec 30, 2018 | Issued |
Array
(
[id] => 16373075
[patent_doc_number] => 10804849
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-13
[patent_title] => Self-biased amplifier for use with a low-power crystal oscillator
[patent_app_type] => utility
[patent_app_number] => 16/234593
[patent_app_country] => US
[patent_app_date] => 2018-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 3154
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 242
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16234593
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/234593 | Self-biased amplifier for use with a low-power crystal oscillator | Dec 27, 2018 | Issued |
Array
(
[id] => 14221559
[patent_doc_number] => 20190123164
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-25
[patent_title] => TRANSISTOR WITH AIRGAP SPACER
[patent_app_type] => utility
[patent_app_number] => 16/230454
[patent_app_country] => US
[patent_app_date] => 2018-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5720
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16230454
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/230454 | Transistor with an airgap spacer adjacent to a transistor gate | Dec 20, 2018 | Issued |
Array
(
[id] => 15791539
[patent_doc_number] => 10629501
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-21
[patent_title] => Gate all-around semiconductor device including a first nanowire structure and a second nanowire structure
[patent_app_type] => utility
[patent_app_number] => 16/227781
[patent_app_country] => US
[patent_app_date] => 2018-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 39
[patent_no_of_words] => 11892
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16227781
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/227781 | Gate all-around semiconductor device including a first nanowire structure and a second nanowire structure | Dec 19, 2018 | Issued |
Array
(
[id] => 15154519
[patent_doc_number] => 20190355737
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-21
[patent_title] => THREE-DIMENSIONAL SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/227985
[patent_app_country] => US
[patent_app_date] => 2018-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9996
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16227985
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/227985 | Three-dimensional semiconductor device having a memory block and separation structures | Dec 19, 2018 | Issued |
Array
(
[id] => 15045735
[patent_doc_number] => 20190333872
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-31
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/227919
[patent_app_country] => US
[patent_app_date] => 2018-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6242
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16227919
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/227919 | Semiconductor device including a peripheral circuit region and memory cell regions | Dec 19, 2018 | Issued |
Array
(
[id] => 16819925
[patent_doc_number] => 11004763
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-11
[patent_title] => Superconducting device with multiple thermal sinks
[patent_app_type] => utility
[patent_app_number] => 16/227965
[patent_app_country] => US
[patent_app_date] => 2018-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3805
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 276
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16227965
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/227965 | Superconducting device with multiple thermal sinks | Dec 19, 2018 | Issued |
Array
(
[id] => 14471699
[patent_doc_number] => 20190187493
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-20
[patent_title] => BREAKDOWN VOLTAGE ENHANCEMENT TECHNIQUES FOR A HIGH SPEED AMPLIFIER
[patent_app_type] => utility
[patent_app_number] => 16/227867
[patent_app_country] => US
[patent_app_date] => 2018-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3456
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16227867
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/227867 | BREAKDOWN VOLTAGE ENHANCEMENT TECHNIQUES FOR A HIGH SPEED AMPLIFIER | Dec 19, 2018 | Abandoned |