Mohammad M Ali
Examiner (ID: 9935, Phone: (571)272-4806 , Office: P/3744 )
Most Active Art Unit | 3744 |
Art Unit(s) | 3784, 3744 |
Total Applications | 2900 |
Issued Applications | 2328 |
Pending Applications | 41 |
Abandoned Applications | 531 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 12597807
[patent_doc_number] => 20180091099
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-29
[patent_title] => RECONFIGURABLE LOW-NOISE AMPLIFIER (LNA)
[patent_app_type] => utility
[patent_app_number] => 15/660554
[patent_app_country] => US
[patent_app_date] => 2017-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5224
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15660554
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/660554 | Reconfigurable low-noise amplifier (LNA) | Jul 25, 2017 | Issued |
Array
(
[id] => 14644487
[patent_doc_number] => 10366993
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-30
[patent_title] => Semiconductor structure having air gap between gate electrode and distal end portion of active area
[patent_app_type] => utility
[patent_app_number] => 15/655909
[patent_app_country] => US
[patent_app_date] => 2017-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 22
[patent_no_of_words] => 2888
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15655909
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/655909 | Semiconductor structure having air gap between gate electrode and distal end portion of active area | Jul 20, 2017 | Issued |
Array
(
[id] => 13847759
[patent_doc_number] => 20190027364
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-24
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR PREPARING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/656668
[patent_app_country] => US
[patent_app_date] => 2017-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4688
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15656668
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/656668 | SEMICONDUCTOR STRUCTURE AND METHOD FOR PREPARING THE SAME | Jul 20, 2017 | Abandoned |
Array
(
[id] => 12027000
[patent_doc_number] => 20170317099
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-02
[patent_title] => 'Integrated Structures Comprising Vertical Channel Material and Having Conductively-Doped Semiconductor Material Directly Against Lower Sidewalls of the Channel Material, and Methods of Forming Integrated Structures'
[patent_app_type] => utility
[patent_app_number] => 15/651916
[patent_app_country] => US
[patent_app_date] => 2017-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5690
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15651916
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/651916 | Methods of forming integrated structures comprising vertical channel material and having conductively-doped semiconductor material directly against lower sidewalls of the channel material | Jul 16, 2017 | Issued |
Array
(
[id] => 16609436
[patent_doc_number] => 10910452
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-02
[patent_title] => Method for alleviating color shift at large viewing angle, and display panel
[patent_app_type] => utility
[patent_app_number] => 15/562680
[patent_app_country] => US
[patent_app_date] => 2017-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 2472
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15562680
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/562680 | Method for alleviating color shift at large viewing angle, and display panel | Jul 12, 2017 | Issued |
Array
(
[id] => 13799561
[patent_doc_number] => 20190013319
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-10
[patent_title] => Memory Cells
[patent_app_type] => utility
[patent_app_number] => 15/642148
[patent_app_country] => US
[patent_app_date] => 2017-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6267
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15642148
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/642148 | Memory cells having a controlled-conductivity region | Jul 4, 2017 | Issued |
Array
(
[id] => 11998075
[patent_doc_number] => 20170302230
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-19
[patent_title] => 'POWER AMPLIFICATION SYSTEM WITH ADJUSTABLE COMMON BASE BIAS'
[patent_app_type] => utility
[patent_app_number] => 15/641306
[patent_app_country] => US
[patent_app_date] => 2017-07-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5315
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15641306
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/641306 | Power amplification system with adjustable common base bias | Jul 3, 2017 | Issued |
Array
(
[id] => 14492061
[patent_doc_number] => 10332831
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-25
[patent_title] => Semiconductor device including a bit line
[patent_app_type] => utility
[patent_app_number] => 15/638552
[patent_app_country] => US
[patent_app_date] => 2017-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 10530
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 342
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15638552
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/638552 | Semiconductor device including a bit line | Jun 29, 2017 | Issued |
Array
(
[id] => 12141629
[patent_doc_number] => 20180019712
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-18
[patent_title] => 'LINEARIZED DISTRIBUTED AMPLIFIER ARCHITECTURE'
[patent_app_type] => utility
[patent_app_number] => 15/636800
[patent_app_country] => US
[patent_app_date] => 2017-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4528
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15636800
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/636800 | Linearized distributed amplifier architecture | Jun 28, 2017 | Issued |
Array
(
[id] => 15250439
[patent_doc_number] => 10510748
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-17
[patent_title] => Transistor for increasing a range of a swing of a signal
[patent_app_type] => utility
[patent_app_number] => 15/638351
[patent_app_country] => US
[patent_app_date] => 2017-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6301
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 234
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15638351
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/638351 | Transistor for increasing a range of a swing of a signal | Jun 28, 2017 | Issued |
Array
(
[id] => 13631103
[patent_doc_number] => 20180367104
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-20
[patent_title] => Interstage Matching Network
[patent_app_type] => utility
[patent_app_number] => 15/627880
[patent_app_country] => US
[patent_app_date] => 2017-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4860
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15627880
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/627880 | Interstage matching network | Jun 19, 2017 | Issued |
Array
(
[id] => 14511307
[patent_doc_number] => 20190199308
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-27
[patent_title] => SIGNAL AMPLIFIER DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/322785
[patent_app_country] => US
[patent_app_date] => 2017-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5266
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16322785
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/322785 | Signal amplifier device | Jun 19, 2017 | Issued |
Array
(
[id] => 15566101
[patent_doc_number] => 20200067462
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-27
[patent_title] => HIGH FREQUENCY AMPLIFIER
[patent_app_type] => utility
[patent_app_number] => 16/609886
[patent_app_country] => US
[patent_app_date] => 2017-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9857
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16609886
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/609886 | HIGH FREQUENCY AMPLIFIER | Jun 15, 2017 | Abandoned |
Array
(
[id] => 12054589
[patent_doc_number] => 20170330933
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-16
[patent_title] => 'AIR GAPS FORMED BY POROUS SILICON REMOVAL'
[patent_app_type] => utility
[patent_app_number] => 15/622549
[patent_app_country] => US
[patent_app_date] => 2017-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2807
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15622549
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/622549 | AIR GAPS FORMED BY POROUS SILICON REMOVAL | Jun 13, 2017 | Abandoned |
Array
(
[id] => 13696183
[patent_doc_number] => 20170359046
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-14
[patent_title] => AMPLIFIER
[patent_app_type] => utility
[patent_app_number] => 15/618446
[patent_app_country] => US
[patent_app_date] => 2017-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9693
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15618446
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/618446 | Amplifier | Jun 8, 2017 | Issued |
Array
(
[id] => 13132297
[patent_doc_number] => 10084088
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-25
[patent_title] => Method for fabricating a semiconductor device having a first fin active pattern and a second fin active pattern
[patent_app_type] => utility
[patent_app_number] => 15/618623
[patent_app_country] => US
[patent_app_date] => 2017-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 30
[patent_no_of_words] => 14401
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15618623
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/618623 | Method for fabricating a semiconductor device having a first fin active pattern and a second fin active pattern | Jun 8, 2017 | Issued |
Array
(
[id] => 12154848
[patent_doc_number] => 20180026113
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-25
[patent_title] => 'FIN-BASED RF DIODES'
[patent_app_type] => utility
[patent_app_number] => 15/616653
[patent_app_country] => US
[patent_app_date] => 2017-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2911
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15616653
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/616653 | Fin-based RF diodes | Jun 6, 2017 | Issued |
Array
(
[id] => 12780961
[patent_doc_number] => 20180152155
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-31
[patent_title] => REGULATION OF AN RF AMPLIFIER
[patent_app_type] => utility
[patent_app_number] => 15/609639
[patent_app_country] => US
[patent_app_date] => 2017-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3883
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15609639
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/609639 | Regulation of an RF amplifier | May 30, 2017 | Issued |
Array
(
[id] => 14616863
[patent_doc_number] => 10361138
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-23
[patent_title] => Method for manufacturing an arrangement including a chip carrier notch
[patent_app_type] => utility
[patent_app_number] => 15/607735
[patent_app_country] => US
[patent_app_date] => 2017-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 8096
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15607735
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/607735 | Method for manufacturing an arrangement including a chip carrier notch | May 29, 2017 | Issued |
Array
(
[id] => 16233853
[patent_doc_number] => 10741416
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-11
[patent_title] => Semiconductor device and method of forming embedded conductive layer for power/ground planes in Fo-eWLB
[patent_app_type] => utility
[patent_app_number] => 15/605010
[patent_app_country] => US
[patent_app_date] => 2017-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 38
[patent_no_of_words] => 12523
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15605010
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/605010 | Semiconductor device and method of forming embedded conductive layer for power/ground planes in Fo-eWLB | May 24, 2017 | Issued |