
Mohammad M Ali
Examiner (ID: 9935, Phone: (571)272-4806 , Office: P/3744 )
Most Active Art Unit | 3744 |
Art Unit(s) | 3784, 3744 |
Total Applications | 2900 |
Issued Applications | 2328 |
Pending Applications | 41 |
Abandoned Applications | 531 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 12048004
[patent_doc_number] => 09825616
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-11-21
[patent_title] => 'Circuit for reducing slope magnitude during increasing and decreasing voltage transitions'
[patent_app_type] => utility
[patent_app_number] => 14/928830
[patent_app_country] => US
[patent_app_date] => 2015-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 41
[patent_no_of_words] => 34868
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 217
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14928830
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/928830 | Circuit for reducing slope magnitude during increasing and decreasing voltage transitions | Oct 29, 2015 | Issued |
Array
(
[id] => 10710666
[patent_doc_number] => 20160056813
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-25
[patent_title] => 'DISPLACEMENT CURRENT COMPENSATION CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 14/928882
[patent_app_country] => US
[patent_app_date] => 2015-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 34631
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14928882
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/928882 | DISPLACEMENT CURRENT COMPENSATION CIRCUIT | Oct 29, 2015 | Abandoned |
Array
(
[id] => 10681521
[patent_doc_number] => 20160027666
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-01-28
[patent_title] => 'TWO STEP METHOD OF RAPID CURING A SEMICONDUCTOR POLYMER LAYER'
[patent_app_type] => utility
[patent_app_number] => 14/876258
[patent_app_country] => US
[patent_app_date] => 2015-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 12489
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14876258
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/876258 | Two step method of rapid curing a semiconductor polymer layer | Oct 5, 2015 | Issued |
Array
(
[id] => 11933207
[patent_doc_number] => 09800216
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-24
[patent_title] => 'Bias circuitry for power amplifiers'
[patent_app_type] => utility
[patent_app_number] => 14/872638
[patent_app_country] => US
[patent_app_date] => 2015-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 6556
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14872638
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/872638 | Bias circuitry for power amplifiers | Sep 30, 2015 | Issued |
Array
(
[id] => 14269157
[patent_doc_number] => 10284153
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-07
[patent_title] => Peak voltage limiting circuits and methods for power amplifiers
[patent_app_type] => utility
[patent_app_number] => 14/871952
[patent_app_country] => US
[patent_app_date] => 2015-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 20
[patent_no_of_words] => 6932
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14871952
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/871952 | Peak voltage limiting circuits and methods for power amplifiers | Sep 29, 2015 | Issued |
Array
(
[id] => 11533364
[patent_doc_number] => 20170093344
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-30
[patent_title] => 'APPARATUS FOR AMPLIFYING HIGH VOLTAGE SIGNALS IN SPACE BASED SYSTEMS'
[patent_app_type] => utility
[patent_app_number] => 14/870455
[patent_app_country] => US
[patent_app_date] => 2015-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8126
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14870455
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/870455 | APPARATUS FOR AMPLIFYING HIGH VOLTAGE SIGNALS IN SPACE BASED SYSTEMS | Sep 29, 2015 | Abandoned |
Array
(
[id] => 10748033
[patent_doc_number] => 20160094184
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-31
[patent_title] => 'SCHOTTKY ENHANCED BIAS CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 14/868981
[patent_app_country] => US
[patent_app_date] => 2015-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9312
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14868981
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/868981 | Schottky enhanced bias circuit | Sep 28, 2015 | Issued |
Array
(
[id] => 12295713
[patent_doc_number] => 09935593
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-03
[patent_title] => Power amplifier bias circuit
[patent_app_type] => utility
[patent_app_number] => 14/867178
[patent_app_country] => US
[patent_app_date] => 2015-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 5722
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14867178
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/867178 | Power amplifier bias circuit | Sep 27, 2015 | Issued |
Array
(
[id] => 11725865
[patent_doc_number] => 09698734
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-07-04
[patent_title] => 'Power amplification system with adjustable common base bias'
[patent_app_type] => utility
[patent_app_number] => 14/867227
[patent_app_country] => US
[patent_app_date] => 2015-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 5331
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14867227
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/867227 | Power amplification system with adjustable common base bias | Sep 27, 2015 | Issued |
Array
(
[id] => 15984727
[patent_doc_number] => 10672701
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-02
[patent_title] => Thin electronic package elements using laser spallation
[patent_app_type] => utility
[patent_app_number] => 15/762548
[patent_app_country] => US
[patent_app_date] => 2015-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 31
[patent_no_of_words] => 7047
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15762548
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/762548 | Thin electronic package elements using laser spallation | Sep 24, 2015 | Issued |
Array
(
[id] => 10788085
[patent_doc_number] => 20160134241
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-05-12
[patent_title] => 'POWER AMPLIFIER'
[patent_app_type] => utility
[patent_app_number] => 14/862865
[patent_app_country] => US
[patent_app_date] => 2015-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 4995
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14862865
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/862865 | Power amplifier | Sep 22, 2015 | Issued |
Array
(
[id] => 11702432
[patent_doc_number] => 09692370
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-27
[patent_title] => 'Biasing circuitry'
[patent_app_type] => utility
[patent_app_number] => 14/862144
[patent_app_country] => US
[patent_app_date] => 2015-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1892
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14862144
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/862144 | Biasing circuitry | Sep 21, 2015 | Issued |
Array
(
[id] => 11501160
[patent_doc_number] => 20170075345
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-16
[patent_title] => 'DISTRIBUTED NETWORKING SYSTEM AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/856439
[patent_app_country] => US
[patent_app_date] => 2015-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 25687
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14856439
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/856439 | Distributed networking system and method to implement a safety state environment | Sep 15, 2015 | Issued |
Array
(
[id] => 14460201
[patent_doc_number] => 10326076
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-18
[patent_title] => Method of manufacturing display substrate, display substrate and display device
[patent_app_type] => utility
[patent_app_number] => 14/914173
[patent_app_country] => US
[patent_app_date] => 2015-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 6000
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14914173
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/914173 | Method of manufacturing display substrate, display substrate and display device | Sep 15, 2015 | Issued |
Array
(
[id] => 11498048
[patent_doc_number] => 20170072233
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-16
[patent_title] => 'SAFETY TIE OFF FOR A MAN LIFT'
[patent_app_type] => utility
[patent_app_number] => 14/851486
[patent_app_country] => US
[patent_app_date] => 2015-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 775
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14851486
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/851486 | SAFETY TIE OFF FOR A MAN LIFT | Sep 10, 2015 | Abandoned |
Array
(
[id] => 12555795
[patent_doc_number] => 10014830
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-03
[patent_title] => DC bias circuit and the radio frequency receiver circuit using the same
[patent_app_type] => utility
[patent_app_number] => 14/849677
[patent_app_country] => US
[patent_app_date] => 2015-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7653
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14849677
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/849677 | DC bias circuit and the radio frequency receiver circuit using the same | Sep 9, 2015 | Issued |
Array
(
[id] => 11543796
[patent_doc_number] => 20170097621
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-06
[patent_title] => 'CONFIGURING A CONTROL SYSEM'
[patent_app_type] => utility
[patent_app_number] => 14/850904
[patent_app_country] => US
[patent_app_date] => 2015-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 54
[patent_figures_cnt] => 54
[patent_no_of_words] => 35224
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14850904
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/850904 | CONFIGURING A CONTROL SYSEM | Sep 9, 2015 | Abandoned |
Array
(
[id] => 12013350
[patent_doc_number] => 09806679
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-31
[patent_title] => 'High-linearity CMOS WiFi RF power amplifiers in wide range of burst signals'
[patent_app_type] => utility
[patent_app_number] => 14/849936
[patent_app_country] => US
[patent_app_date] => 2015-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 12
[patent_no_of_words] => 6234
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14849936
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/849936 | High-linearity CMOS WiFi RF power amplifiers in wide range of burst signals | Sep 9, 2015 | Issued |
Array
(
[id] => 11389434
[patent_doc_number] => 09550667
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-01-24
[patent_title] => 'Semiconductor structure and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 14/847521
[patent_app_country] => US
[patent_app_date] => 2015-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 50
[patent_no_of_words] => 14570
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14847521
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/847521 | Semiconductor structure and manufacturing method thereof | Sep 7, 2015 | Issued |
Array
(
[id] => 11493157
[patent_doc_number] => 20170067342
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-09
[patent_title] => 'SYSTEM AND METHOD FOR MONITORING UNDERGROUND WORKSITE'
[patent_app_type] => utility
[patent_app_number] => 14/844389
[patent_app_country] => US
[patent_app_date] => 2015-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3764
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14844389
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/844389 | SYSTEM AND METHOD FOR MONITORING UNDERGROUND WORKSITE | Sep 2, 2015 | Abandoned |