Mohammad M Ali
Examiner (ID: 9935, Phone: (571)272-4806 , Office: P/3744 )
Most Active Art Unit | 3744 |
Art Unit(s) | 3784, 3744 |
Total Applications | 2900 |
Issued Applications | 2328 |
Pending Applications | 41 |
Abandoned Applications | 531 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 17615478
[patent_doc_number] => 20220157758
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-19
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/454299
[patent_app_country] => US
[patent_app_date] => 2021-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9718
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17454299
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/454299 | Semiconductor device including a semiconductor element having electrodes inserted into recess portions of a conductive member | Nov 9, 2021 | Issued |
Array
(
[id] => 18891614
[patent_doc_number] => 11870396
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-09
[patent_title] => Open-loop valley regulation for supply voltage modulation in power amplifier circuits
[patent_app_type] => utility
[patent_app_number] => 17/522865
[patent_app_country] => US
[patent_app_date] => 2021-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 12233
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17522865
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/522865 | Open-loop valley regulation for supply voltage modulation in power amplifier circuits | Nov 8, 2021 | Issued |
Array
(
[id] => 18347946
[patent_doc_number] => 20230136057
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-04
[patent_title] => ACTIVE GROUND BOUNCE NOISE CANCELATION TECHNIQUE FOR CLOSED LOOP ANALOG REGULATION
[patent_app_type] => utility
[patent_app_number] => 17/518141
[patent_app_country] => US
[patent_app_date] => 2021-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6861
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17518141
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/518141 | ACTIVE GROUND BOUNCE NOISE CANCELATION TECHNIQUE FOR CLOSED LOOP ANALOG REGULATION | Nov 2, 2021 | Pending |
Array
(
[id] => 17431967
[patent_doc_number] => 20220059676
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-24
[patent_title] => METHOD OF FORMING EPITAXIAL FIN STRUCTURES OF FINFET
[patent_app_type] => utility
[patent_app_number] => 17/515883
[patent_app_country] => US
[patent_app_date] => 2021-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10435
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17515883
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/515883 | Epitaxial fin structures of finFET having an epitaxial buffer region and an epitaxial capping region | Oct 31, 2021 | Issued |
Array
(
[id] => 18827767
[patent_doc_number] => 11843058
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-12-12
[patent_title] => Transistor structures with a metal oxide contact buffer and a method of fabricating the transistor structures
[patent_app_type] => utility
[patent_app_number] => 17/516569
[patent_app_country] => US
[patent_app_date] => 2021-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 24
[patent_no_of_words] => 10427
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17516569
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/516569 | Transistor structures with a metal oxide contact buffer and a method of fabricating the transistor structures | Oct 31, 2021 | Issued |
Array
(
[id] => 18349866
[patent_doc_number] => 20230137977
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-04
[patent_title] => STACKING A SEMICONDUCTOR DIE AND CHIP-SCALE-PACKAGE UNIT
[patent_app_type] => utility
[patent_app_number] => 17/452905
[patent_app_country] => US
[patent_app_date] => 2021-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5056
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17452905
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/452905 | STACKING A SEMICONDUCTOR DIE AND CHIP-SCALE-PACKAGE UNIT | Oct 28, 2021 | Pending |
Array
(
[id] => 19198714
[patent_doc_number] => 11995962
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-28
[patent_title] => Method for operating a gaming device that displays symbols
[patent_app_type] => utility
[patent_app_number] => 17/510873
[patent_app_country] => US
[patent_app_date] => 2021-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10770
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17510873
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/510873 | Method for operating a gaming device that displays symbols | Oct 25, 2021 | Issued |
Array
(
[id] => 18324266
[patent_doc_number] => 20230122394
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-20
[patent_title] => COMMON-MODE COMPENSATION IN A MULTI-LEVEL PULSE-WIDTH MODULATION SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/502689
[patent_app_country] => US
[patent_app_date] => 2021-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3559
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17502689
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/502689 | Common-mode compensation in a multi-level pulse-width modulation system | Oct 14, 2021 | Issued |
Array
(
[id] => 18164541
[patent_doc_number] => 20230031137
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-02
[patent_title] => AMPLIFIER CIRCUIT HAVING ADJUSTABLE GAIN
[patent_app_type] => utility
[patent_app_number] => 17/499831
[patent_app_country] => US
[patent_app_date] => 2021-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8479
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 213
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17499831
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/499831 | Amplifier circuit having adjustable gain | Oct 11, 2021 | Issued |
Array
(
[id] => 17373986
[patent_doc_number] => 20220029038
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-27
[patent_title] => SOLAR CELL CONTACT FORMATION USING LASER ABLATION
[patent_app_type] => utility
[patent_app_number] => 17/498979
[patent_app_country] => US
[patent_app_date] => 2021-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3316
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17498979
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/498979 | SOLAR CELL CONTACT FORMATION USING LASER ABLATION | Oct 11, 2021 | Pending |
Array
(
[id] => 18548742
[patent_doc_number] => 11722105
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-08
[patent_title] => Recovery control for power converter
[patent_app_type] => utility
[patent_app_number] => 17/498259
[patent_app_country] => US
[patent_app_date] => 2021-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4040
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17498259
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/498259 | Recovery control for power converter | Oct 10, 2021 | Issued |
Array
(
[id] => 17374358
[patent_doc_number] => 20220029410
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-27
[patent_title] => CURRENT SENSE CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/496593
[patent_app_country] => US
[patent_app_date] => 2021-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7956
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 271
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17496593
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/496593 | Current sense circuit | Oct 6, 2021 | Issued |
Array
(
[id] => 19494318
[patent_doc_number] => 12113042
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-08
[patent_title] => Metal bonding structure and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 17/450104
[patent_app_country] => US
[patent_app_date] => 2021-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 10311
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17450104
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/450104 | Metal bonding structure and manufacturing method thereof | Oct 5, 2021 | Issued |
Array
(
[id] => 17360555
[patent_doc_number] => 20220021351
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-20
[patent_title] => APPARATUS AND METHODS FOR OVERLOAD PROTECTION OF RADIO FREQUENCY AMPLIFIERS
[patent_app_type] => utility
[patent_app_number] => 17/449307
[patent_app_country] => US
[patent_app_date] => 2021-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11084
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17449307
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/449307 | APPARATUS AND METHODS FOR OVERLOAD PROTECTION OF RADIO FREQUENCY AMPLIFIERS | Sep 28, 2021 | Abandoned |
Array
(
[id] => 17508967
[patent_doc_number] => 20220102070
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-31
[patent_title] => METHOD OF IMPROVING LINEARITY OF AMPLIFIER CIRCUIT INCLUDING MAGNETICALLY COUPLED FEEDBACK LOOP AND DC BIAS CURRENT ADJUSTMENT WITHOUT IMPACTING AMPLIFIER GAIN
[patent_app_type] => utility
[patent_app_number] => 17/486417
[patent_app_country] => US
[patent_app_date] => 2021-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5578
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17486417
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/486417 | Method of improving linearity of amplifier circuit including magnetically coupled feedback loop and DC bias current adjustment without impacting amplifier gain | Sep 26, 2021 | Issued |
Array
(
[id] => 19583077
[patent_doc_number] => 12149210
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-19
[patent_title] => Amplifier linearization using magnetically coupled feedback
[patent_app_type] => utility
[patent_app_number] => 17/486339
[patent_app_country] => US
[patent_app_date] => 2021-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 5570
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17486339
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/486339 | Amplifier linearization using magnetically coupled feedback | Sep 26, 2021 | Issued |
Array
(
[id] => 17510030
[patent_doc_number] => 20220103134
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-31
[patent_title] => DIFFERENTIAL AMPLIFIER INCLUDING DUAL MAGNETICALLY COUPLED FEEDBACK LOOPS
[patent_app_type] => utility
[patent_app_number] => 17/486367
[patent_app_country] => US
[patent_app_date] => 2021-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5590
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17486367
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/486367 | DIFFERENTIAL AMPLIFIER INCLUDING DUAL MAGNETICALLY COUPLED FEEDBACK LOOPS | Sep 26, 2021 | Pending |
Array
(
[id] => 18891616
[patent_doc_number] => 11870398
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-09
[patent_title] => Constant VDS1 bias control for stacked transistor configuration
[patent_app_type] => utility
[patent_app_number] => 17/475934
[patent_app_country] => US
[patent_app_date] => 2021-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 126
[patent_figures_cnt] => 131
[patent_no_of_words] => 51282
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17475934
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/475934 | Constant VDS1 bias control for stacked transistor configuration | Sep 14, 2021 | Issued |
Array
(
[id] => 18253713
[patent_doc_number] => 20230080752
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-16
[patent_title] => BRIDGED CLASS-D RF AMPLIFIER CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 17/475234
[patent_app_country] => US
[patent_app_date] => 2021-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8760
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 257
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17475234
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/475234 | Bridged class-D RF amplifier circuit | Sep 13, 2021 | Issued |
Array
(
[id] => 19539893
[patent_doc_number] => 12132453
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-29
[patent_title] => T-match topology with baseband termination
[patent_app_type] => utility
[patent_app_number] => 17/471228
[patent_app_country] => US
[patent_app_date] => 2021-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 11318
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17471228
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/471228 | T-match topology with baseband termination | Sep 9, 2021 | Issued |