
Mohammad M. Choudhry
Examiner (ID: 10423, Phone: (571)270-5716 , Office: P/2816 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2816, 2898, 4126, 2899, 2894 |
| Total Applications | 890 |
| Issued Applications | 699 |
| Pending Applications | 82 |
| Abandoned Applications | 138 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17135813
[patent_doc_number] => 11137364
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-05
[patent_title] => Thermally insulated microsystem
[patent_app_type] => utility
[patent_app_number] => 16/334941
[patent_app_country] => US
[patent_app_date] => 2017-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 28
[patent_no_of_words] => 8478
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16334941
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/334941 | Thermally insulated microsystem | Sep 26, 2017 | Issued |
Array
(
[id] => 12154875
[patent_doc_number] => 20180026139
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-25
[patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/704070
[patent_app_country] => US
[patent_app_date] => 2017-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 54
[patent_figures_cnt] => 54
[patent_no_of_words] => 55201
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15704070
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/704070 | Method for manufacturing semiconductor device | Sep 13, 2017 | Issued |
Array
(
[id] => 12595737
[patent_doc_number] => 20180090409
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-29
[patent_title] => PACKAGING FOR FINGERPRINT SENSORS AND METHODS OF MANUFACTURE
[patent_app_type] => utility
[patent_app_number] => 15/695478
[patent_app_country] => US
[patent_app_date] => 2017-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5869
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15695478
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/695478 | Packaging for fingerprint sensors and methods of manufacture | Sep 4, 2017 | Issued |
Array
(
[id] => 16067965
[patent_doc_number] => 10692948
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-23
[patent_title] => Array substrate, manufacturing method thereof and display panel
[patent_app_type] => utility
[patent_app_number] => 15/578299
[patent_app_country] => US
[patent_app_date] => 2017-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 1814
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15578299
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/578299 | Array substrate, manufacturing method thereof and display panel | Aug 28, 2017 | Issued |
Array
(
[id] => 12061808
[patent_doc_number] => 20170338152
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-23
[patent_title] => 'SOLDER FILL INTO HIGH ASPECT THROUGH HOLES'
[patent_app_type] => utility
[patent_app_number] => 15/670315
[patent_app_country] => US
[patent_app_date] => 2017-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4151
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15670315
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/670315 | Solder fill into high aspect through holes | Aug 6, 2017 | Issued |
Array
(
[id] => 12033841
[patent_doc_number] => 20170323940
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-09
[patent_title] => 'Block Layer in the Metal Gate of MOS Devices'
[patent_app_type] => utility
[patent_app_number] => 15/656460
[patent_app_country] => US
[patent_app_date] => 2017-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 3640
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15656460
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/656460 | Block layer in the metal gate of MOS devices | Jul 20, 2017 | Issued |
Array
(
[id] => 13522861
[patent_doc_number] => 20180312973
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-01
[patent_title] => ATOMIC LAYER CLEAN FOR REMOVAL OF PHOTORESIST PATTERNING SCUM
[patent_app_type] => utility
[patent_app_number] => 15/654612
[patent_app_country] => US
[patent_app_date] => 2017-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11537
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15654612
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/654612 | Atomic layer clean for removal of photoresist patterning scum | Jul 18, 2017 | Issued |
Array
(
[id] => 16973672
[patent_doc_number] => 11069653
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-07-20
[patent_title] => Methods and structures for packaging semiconductor dies
[patent_app_type] => utility
[patent_app_number] => 15/641130
[patent_app_country] => US
[patent_app_date] => 2017-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 10
[patent_no_of_words] => 3441
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15641130
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/641130 | Methods and structures for packaging semiconductor dies | Jul 2, 2017 | Issued |
Array
(
[id] => 12005570
[patent_doc_number] => 20170309725
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-26
[patent_title] => 'SEMICONDUCTOR DEVICE AND FORMATION THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/641197
[patent_app_country] => US
[patent_app_date] => 2017-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 4349
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15641197
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/641197 | Semiconductor device and formation thereof | Jul 2, 2017 | Issued |
Array
(
[id] => 14801159
[patent_doc_number] => 10403589
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-03
[patent_title] => Interconnect etch with polymer layer edge protection
[patent_app_type] => utility
[patent_app_number] => 15/639812
[patent_app_country] => US
[patent_app_date] => 2017-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 3739
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15639812
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/639812 | Interconnect etch with polymer layer edge protection | Jun 29, 2017 | Issued |
Array
(
[id] => 16173016
[patent_doc_number] => 10714596
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-14
[patent_title] => Directional deposition of protection layer
[patent_app_type] => utility
[patent_app_number] => 15/627680
[patent_app_country] => US
[patent_app_date] => 2017-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 4479
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15627680
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/627680 | Directional deposition of protection layer | Jun 19, 2017 | Issued |
Array
(
[id] => 16280076
[patent_doc_number] => 10763115
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-01
[patent_title] => Substrate treatment method for semiconductor device fabrication
[patent_app_type] => utility
[patent_app_number] => 15/624843
[patent_app_country] => US
[patent_app_date] => 2017-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 3758
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15624843
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/624843 | Substrate treatment method for semiconductor device fabrication | Jun 15, 2017 | Issued |
Array
(
[id] => 15540491
[patent_doc_number] => 10570010
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-02-25
[patent_title] => Fabrication of multilayered carbon MEMS devices
[patent_app_type] => utility
[patent_app_number] => 15/624928
[patent_app_country] => US
[patent_app_date] => 2017-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 12
[patent_no_of_words] => 5148
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15624928
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/624928 | Fabrication of multilayered carbon MEMS devices | Jun 15, 2017 | Issued |
Array
(
[id] => 13709535
[patent_doc_number] => 20170365722
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-21
[patent_title] => PROCESS OF FORMING METAL-INSULATOR-METAL (MIM) CAPACITOR
[patent_app_type] => utility
[patent_app_number] => 15/624517
[patent_app_country] => US
[patent_app_date] => 2017-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4661
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15624517
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/624517 | Process of forming metal-insulator-metal (MIM) capacitor | Jun 14, 2017 | Issued |
Array
(
[id] => 13629857
[patent_doc_number] => 20180366481
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-20
[patent_title] => METHODS OF IMPROVING ADHESION OF PHOTORESIST AND SPIN-ON DIELECTRIC MATERIALS IN STAIRCASE STRUCTURES AND METHODS OF FORMING STAIRCASE STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 15/624422
[patent_app_country] => US
[patent_app_date] => 2017-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6503
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15624422
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/624422 | Methods of forming staircase structures | Jun 14, 2017 | Issued |
Array
(
[id] => 13709021
[patent_doc_number] => 20170365465
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-21
[patent_title] => METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE, AND SEMICONDUCTOR MANUFACTURING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 15/624432
[patent_app_country] => US
[patent_app_date] => 2017-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6342
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15624432
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/624432 | Method of manufacturing semiconductor device, and semiconductor manufacturing apparatus | Jun 14, 2017 | Issued |
Array
(
[id] => 13724645
[patent_doc_number] => 20170373278
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-28
[patent_title] => LIGHT EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/623624
[patent_app_country] => US
[patent_app_date] => 2017-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5094
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15623624
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/623624 | Light emitting device | Jun 14, 2017 | Issued |
Array
(
[id] => 12253642
[patent_doc_number] => 09925776
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-27
[patent_title] => 'Method of manufacturing semiconductor chips for liquid discharge head'
[patent_app_type] => utility
[patent_app_number] => 15/623281
[patent_app_country] => US
[patent_app_date] => 2017-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 13
[patent_no_of_words] => 3967
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15623281
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/623281 | Method of manufacturing semiconductor chips for liquid discharge head | Jun 13, 2017 | Issued |
Array
(
[id] => 13819301
[patent_doc_number] => 10186424
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-22
[patent_title] => Silicon-based hardmask
[patent_app_type] => utility
[patent_app_number] => 15/622220
[patent_app_country] => US
[patent_app_date] => 2017-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 8298
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15622220
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/622220 | Silicon-based hardmask | Jun 13, 2017 | Issued |
Array
(
[id] => 15200241
[patent_doc_number] => 10497622
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-03
[patent_title] => Element chip manufacturing method
[patent_app_type] => utility
[patent_app_number] => 15/622250
[patent_app_country] => US
[patent_app_date] => 2017-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 45
[patent_no_of_words] => 11473
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15622250
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/622250 | Element chip manufacturing method | Jun 13, 2017 | Issued |