
Mohammad M. Hoque
Examiner (ID: 652, Phone: (571)272-6266 , Office: P/2817 )
| Most Active Art Unit | 2817 |
| Art Unit(s) | 2817, 2823 |
| Total Applications | 867 |
| Issued Applications | 667 |
| Pending Applications | 103 |
| Abandoned Applications | 114 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11967133
[patent_doc_number] => 20170271286
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-21
[patent_title] => 'SEMICONDUCTOR DEVICE CAPABLE OF DISPERSING STRESSES'
[patent_app_type] => utility
[patent_app_number] => 15/407422
[patent_app_country] => US
[patent_app_date] => 2017-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3878
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15407422
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/407422 | SEMICONDUCTOR DEVICE CAPABLE OF DISPERSING STRESSES | Jan 16, 2017 | Abandoned |
Array
(
[id] => 11760281
[patent_doc_number] => 20170207150
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-20
[patent_title] => 'CLIP-BONDED SEMICONDUCTOR CHIP PACKAGE USING METAL BUMPS AND METHOD FOR MANUFACTURING THE PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 15/407198
[patent_app_country] => US
[patent_app_date] => 2017-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4848
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15407198
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/407198 | CLIP-BONDED SEMICONDUCTOR CHIP PACKAGE USING METAL BUMPS AND METHOD FOR MANUFACTURING THE PACKAGE | Jan 15, 2017 | Abandoned |
Array
(
[id] => 13976749
[patent_doc_number] => 10217741
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-26
[patent_title] => Fin structure and method of forming same through two-step etching processes
[patent_app_type] => utility
[patent_app_number] => 15/407094
[patent_app_country] => US
[patent_app_date] => 2017-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 5834
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15407094
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/407094 | Fin structure and method of forming same through two-step etching processes | Jan 15, 2017 | Issued |
Array
(
[id] => 14558281
[patent_doc_number] => 10347611
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-09
[patent_title] => Semiconductor packages having redistribution substrate
[patent_app_type] => utility
[patent_app_number] => 15/406925
[patent_app_country] => US
[patent_app_date] => 2017-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 36
[patent_no_of_words] => 10707
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15406925
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/406925 | Semiconductor packages having redistribution substrate | Jan 15, 2017 | Issued |
Array
(
[id] => 12314271
[patent_doc_number] => 09941142
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-04-10
[patent_title] => Tunable TiOxNy hardmask for multilayer patterning
[patent_app_type] => utility
[patent_app_number] => 15/404375
[patent_app_country] => US
[patent_app_date] => 2017-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 4264
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15404375
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/404375 | Tunable TiOxNy hardmask for multilayer patterning | Jan 11, 2017 | Issued |
Array
(
[id] => 11760213
[patent_doc_number] => 20170207082
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-20
[patent_title] => 'High Temperature Atomic Layer Deposition of Silicon-Containing Films'
[patent_app_type] => utility
[patent_app_number] => 15/404376
[patent_app_country] => US
[patent_app_date] => 2017-01-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7809
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15404376
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/404376 | High temperature atomic layer deposition of silicon-containing films | Jan 11, 2017 | Issued |
Array
(
[id] => 11710682
[patent_doc_number] => 20170179182
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-22
[patent_title] => 'SEMICONDUCTOR PACKAGE AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/379531
[patent_app_country] => US
[patent_app_date] => 2016-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3630
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15379531
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/379531 | SEMICONDUCTOR PACKAGE AND METHOD OF FABRICATING THE SAME | Dec 14, 2016 | Abandoned |
Array
(
[id] => 13976663
[patent_doc_number] => 10217697
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-26
[patent_title] => Semiconductor device and lead frame with high density lead array
[patent_app_type] => utility
[patent_app_number] => 15/379502
[patent_app_country] => US
[patent_app_date] => 2016-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 22
[patent_no_of_words] => 3397
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15379502
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/379502 | Semiconductor device and lead frame with high density lead array | Dec 14, 2016 | Issued |
Array
(
[id] => 14063911
[patent_doc_number] => 10236258
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-19
[patent_title] => Method of manufacturing a semiconductor device with epitaxial layers and an alignment mark
[patent_app_type] => utility
[patent_app_number] => 15/379533
[patent_app_country] => US
[patent_app_date] => 2016-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 22
[patent_no_of_words] => 6973
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15379533
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/379533 | Method of manufacturing a semiconductor device with epitaxial layers and an alignment mark | Dec 14, 2016 | Issued |
Array
(
[id] => 11503242
[patent_doc_number] => 20170077428
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-16
[patent_title] => 'Method for Manufacturing Display Device and Method for Manufacturing Electronic Device'
[patent_app_type] => utility
[patent_app_number] => 15/363624
[patent_app_country] => US
[patent_app_date] => 2016-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 25986
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15363624
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/363624 | Electronic device comprising first opening and second opening with different widths | Nov 28, 2016 | Issued |
Array
(
[id] => 12759985
[patent_doc_number] => 20180145163
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-24
[patent_title] => Semiconductor Device having High Linearity-Transconductance
[patent_app_type] => utility
[patent_app_number] => 15/359636
[patent_app_country] => US
[patent_app_date] => 2016-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5807
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15359636
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/359636 | Semiconductor device having high linearity-transconductance | Nov 22, 2016 | Issued |
Array
(
[id] => 12530913
[patent_doc_number] => 10007155
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-26
[patent_title] => Display device having a pixel structure to which a lateral electric field mode is applied
[patent_app_type] => utility
[patent_app_number] => 15/360249
[patent_app_country] => US
[patent_app_date] => 2016-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 20
[patent_no_of_words] => 10856
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15360249
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/360249 | Display device having a pixel structure to which a lateral electric field mode is applied | Nov 22, 2016 | Issued |
Array
(
[id] => 12759673
[patent_doc_number] => 20180145059
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-24
[patent_title] => LIGHT EMITTING DIODE (LED) DEVICES, COMPONENTS AND METHODS
[patent_app_type] => utility
[patent_app_number] => 15/359517
[patent_app_country] => US
[patent_app_date] => 2016-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12543
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -33
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15359517
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/359517 | Light emitting diode (LED) devices, components and methods | Nov 21, 2016 | Issued |
Array
(
[id] => 12650331
[patent_doc_number] => 20180108608
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-19
[patent_title] => MEMORY DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 15/359583
[patent_app_country] => US
[patent_app_date] => 2016-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5011
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15359583
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/359583 | Manufacturing method of memory device | Nov 21, 2016 | Issued |
Array
(
[id] => 11544970
[patent_doc_number] => 20170098795
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-06
[patent_title] => 'ORGANIC LIGHT EMITTING DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/332960
[patent_app_country] => US
[patent_app_date] => 2016-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8602
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15332960
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/332960 | Organic light emitting display device and method of manufacturing the same | Oct 23, 2016 | Issued |
Array
(
[id] => 15890143
[patent_doc_number] => 10651430
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-12
[patent_title] => Organic electronic element manufacturing method and organic electronic element
[patent_app_type] => utility
[patent_app_number] => 15/766487
[patent_app_country] => US
[patent_app_date] => 2016-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 32
[patent_no_of_words] => 8282
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15766487
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/766487 | Organic electronic element manufacturing method and organic electronic element | Oct 2, 2016 | Issued |
Array
(
[id] => 14510007
[patent_doc_number] => 20190198658
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-27
[patent_title] => GROUP III-V MATERIAL TRANSISTORS EMPLOYING NITRIDE-BASED DOPANT DIFFUSION BARRIER LAYER
[patent_app_type] => utility
[patent_app_number] => 16/327206
[patent_app_country] => US
[patent_app_date] => 2016-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14880
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16327206
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/327206 | Group III-V material transistors employing nitride-based dopant diffusion barrier layer | Sep 28, 2016 | Issued |
Array
(
[id] => 14588111
[patent_doc_number] => 20190221664
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-18
[patent_title] => MOSFET AND POWER CONVERSION CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/329308
[patent_app_country] => US
[patent_app_date] => 2016-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11596
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16329308
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/329308 | MOSFET AND POWER CONVERSION CIRCUIT | Sep 1, 2016 | Abandoned |
Array
(
[id] => 14722701
[patent_doc_number] => 20190252414
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-15
[patent_title] => METHOD FOR MANUFACTURING THIN FILM TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 16/329291
[patent_app_country] => US
[patent_app_date] => 2016-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3361
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16329291
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/329291 | METHOD FOR MANUFACTURING THIN FILM TRANSISTOR | Aug 28, 2016 | Abandoned |
Array
(
[id] => 11694555
[patent_doc_number] => 20170170272
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-15
[patent_title] => 'COINTEGRATION OF DIRECTED SELF ASSEMBLY AND SIDEWALL IMAGE TRANSFER PATTERNING FOR SUBLITHOGRAPHIC PATTERNING WITH IMPROVED DESIGN FLEXIBILITY'
[patent_app_type] => utility
[patent_app_number] => 15/234213
[patent_app_country] => US
[patent_app_date] => 2016-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5170
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15234213
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/234213 | COINTEGRATION OF DIRECTED SELF ASSEMBLY AND SIDEWALL IMAGE TRANSFER PATTERNING FOR SUBLITHOGRAPHIC PATTERNING WITH IMPROVED DESIGN FLEXIBILITY | Aug 10, 2016 | Abandoned |