
Mohammad M. Hoque
Examiner (ID: 652, Phone: (571)272-6266 , Office: P/2817 )
| Most Active Art Unit | 2817 |
| Art Unit(s) | 2817, 2823 |
| Total Applications | 867 |
| Issued Applications | 667 |
| Pending Applications | 103 |
| Abandoned Applications | 114 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10378307
[patent_doc_number] => 20150263314
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-17
[patent_title] => 'Method for Manufacturing Display Device and Method for Manufacturing Electronic Device'
[patent_app_type] => utility
[patent_app_number] => 14/644749
[patent_app_country] => US
[patent_app_date] => 2015-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 27
[patent_no_of_words] => 25962
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14644749
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/644749 | Method for manufacturing display device and method for manufacturing electronic device | Mar 10, 2015 | Issued |
Array
(
[id] => 11071250
[patent_doc_number] => 20160268214
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-15
[patent_title] => 'SEMICONDUCTOR STRUCTURE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/644605
[patent_app_country] => US
[patent_app_date] => 2015-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 7949
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14644605
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/644605 | Semiconductor packaging structure and manufacturing method thereof | Mar 10, 2015 | Issued |
Array
(
[id] => 10378133
[patent_doc_number] => 20150263140
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-17
[patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/645123
[patent_app_country] => US
[patent_app_date] => 2015-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 33826
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14645123
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/645123 | METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE | Mar 10, 2015 | Abandoned |
Array
(
[id] => 10302913
[patent_doc_number] => 20150187913
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-07-02
[patent_title] => 'TRENCH-GATE RESURF SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/644272
[patent_app_country] => US
[patent_app_date] => 2015-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3469
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14644272
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/644272 | Trench-gate RESURF semiconductor device and manufacturing method | Mar 10, 2015 | Issued |
Array
(
[id] => 10398661
[patent_doc_number] => 20150283669
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-08
[patent_title] => 'POLISHING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 14/645372
[patent_app_country] => US
[patent_app_date] => 2015-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6182
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14645372
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/645372 | Polishing apparatus | Mar 10, 2015 | Issued |
Array
(
[id] => 12012736
[patent_doc_number] => 09806057
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-31
[patent_title] => 'Chip arranging method'
[patent_app_type] => utility
[patent_app_number] => 14/643831
[patent_app_country] => US
[patent_app_date] => 2015-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 3935
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14643831
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/643831 | Chip arranging method | Mar 9, 2015 | Issued |
Array
(
[id] => 10385303
[patent_doc_number] => 20150270310
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-09-24
[patent_title] => 'METHOD OF MANUFACTURING SOLID-STATE IMAGE SENSOR'
[patent_app_type] => utility
[patent_app_number] => 14/641695
[patent_app_country] => US
[patent_app_date] => 2015-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1799
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14641695
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/641695 | METHOD OF MANUFACTURING SOLID-STATE IMAGE SENSOR | Mar 8, 2015 | Abandoned |
Array
(
[id] => 10464098
[patent_doc_number] => 20150349113
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-03
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/634387
[patent_app_country] => US
[patent_app_date] => 2015-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4682
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14634387
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/634387 | SEMICONDUCTOR DEVICE | Feb 26, 2015 | Abandoned |
Array
(
[id] => 10274129
[patent_doc_number] => 20150159125
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-11
[patent_title] => 'CLEANING FORMULATION FOR REMOVING RESIDUES ON SURFACES'
[patent_app_type] => utility
[patent_app_number] => 14/564566
[patent_app_country] => US
[patent_app_date] => 2014-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6797
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14564566
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/564566 | Cleaning formulation for removing residues on surfaces | Dec 8, 2014 | Issued |
Array
(
[id] => 10577285
[patent_doc_number] => 09299939
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2016-03-29
[patent_title] => 'Formation of CMOS device using carbon nanotubes'
[patent_app_type] => utility
[patent_app_number] => 14/564621
[patent_app_country] => US
[patent_app_date] => 2014-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 5199
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14564621
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/564621 | Formation of CMOS device using carbon nanotubes | Dec 8, 2014 | Issued |
Array
(
[id] => 10286056
[patent_doc_number] => 20150171054
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-18
[patent_title] => 'SEMICONDUCTOR COMPONENT AND METHOD FOR MANUFACTURING SEMICONDUCTOR COMPONENT'
[patent_app_type] => utility
[patent_app_number] => 14/564610
[patent_app_country] => US
[patent_app_date] => 2014-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3685
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14564610
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/564610 | SEMICONDUCTOR COMPONENT AND METHOD FOR MANUFACTURING SEMICONDUCTOR COMPONENT | Dec 8, 2014 | Abandoned |
Array
(
[id] => 11214706
[patent_doc_number] => 09443746
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-13
[patent_title] => 'Floating mold tool for semicondcutor packaging'
[patent_app_type] => utility
[patent_app_number] => 14/562770
[patent_app_country] => US
[patent_app_date] => 2014-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 4272
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14562770
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/562770 | Floating mold tool for semicondcutor packaging | Dec 6, 2014 | Issued |
Array
(
[id] => 10817450
[patent_doc_number] => 20160163612
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-06-09
[patent_title] => 'SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/562214
[patent_app_country] => US
[patent_app_date] => 2014-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5849
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14562214
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/562214 | Semiconductor package having improved package-on-package interconnection | Dec 4, 2014 | Issued |
Array
(
[id] => 10336690
[patent_doc_number] => 20150221695
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-06
[patent_title] => 'VIA STRUCTURES INCLUDING ETCH-DELAY STRUCTURES AND SEMICONDUCTOR DEVICES HAVING VIA PLUGS'
[patent_app_type] => utility
[patent_app_number] => 14/561854
[patent_app_country] => US
[patent_app_date] => 2014-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 47
[patent_figures_cnt] => 47
[patent_no_of_words] => 11325
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14561854
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/561854 | Via structures including etch-delay structures and semiconductor devices having via plugs | Dec 4, 2014 | Issued |
Array
(
[id] => 10343921
[patent_doc_number] => 20150228927
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-08-13
[patent_title] => 'ORGANIC LIGHT EMITTING DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/561562
[patent_app_country] => US
[patent_app_date] => 2014-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8604
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14561562
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/561562 | Organic light emitting display device and method of manufacturing the same | Dec 4, 2014 | Issued |
Array
(
[id] => 11781849
[patent_doc_number] => 09391049
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-12
[patent_title] => 'Molding package assembly and molding material'
[patent_app_type] => utility
[patent_app_number] => 14/561546
[patent_app_country] => US
[patent_app_date] => 2014-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 21
[patent_no_of_words] => 3884
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14561546
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/561546 | Molding package assembly and molding material | Dec 4, 2014 | Issued |
Array
(
[id] => 11701766
[patent_doc_number] => 09691691
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-27
[patent_title] => 'Semiconductor package with sidewall contacting bonding tape'
[patent_app_type] => utility
[patent_app_number] => 14/562656
[patent_app_country] => US
[patent_app_date] => 2014-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 7110
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14562656
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/562656 | Semiconductor package with sidewall contacting bonding tape | Dec 4, 2014 | Issued |
Array
(
[id] => 13014095
[patent_doc_number] => 10030156
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-24
[patent_title] => Conductive paste for forming conductive film for semiconductor devices, semiconductor device, and method for producing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 14/562512
[patent_app_country] => US
[patent_app_date] => 2014-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 14697
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14562512
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/562512 | Conductive paste for forming conductive film for semiconductor devices, semiconductor device, and method for producing semiconductor device | Dec 4, 2014 | Issued |
Array
(
[id] => 10277311
[patent_doc_number] => 20150162308
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-11
[patent_title] => 'INTERPOSER-CHIP-ARRANGEMENT FOR DENSE PACKAGING OF CHIPS'
[patent_app_type] => utility
[patent_app_number] => 14/561164
[patent_app_country] => US
[patent_app_date] => 2014-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3654
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14561164
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/561164 | Interposer-chip-arrangement for dense packaging of chips | Dec 3, 2014 | Issued |
Array
(
[id] => 11597134
[patent_doc_number] => 09644288
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-05-09
[patent_title] => 'Pretreatment method for reduction and/or elimination of basal plane dislocations close to epilayer/substrate interface in growth of SiC epitaxial films'
[patent_app_type] => utility
[patent_app_number] => 14/557993
[patent_app_country] => US
[patent_app_date] => 2014-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 15
[patent_no_of_words] => 10900
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14557993
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/557993 | Pretreatment method for reduction and/or elimination of basal plane dislocations close to epilayer/substrate interface in growth of SiC epitaxial films | Dec 1, 2014 | Issued |