
Mohammed A. Bashar
Examiner (ID: 5464, Phone: (571)272-2908 , Office: P/2824 )
| Most Active Art Unit | 2824 |
| Art Unit(s) | 2824 |
| Total Applications | 779 |
| Issued Applications | 680 |
| Pending Applications | 87 |
| Abandoned Applications | 34 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9811157
[patent_doc_number] => 20150023102
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-22
[patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/507419
[patent_app_country] => US
[patent_app_date] => 2014-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 9387
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14507419
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/507419 | Nonvolatile semiconductor memory device | Oct 5, 2014 | Issued |
Array
(
[id] => 12256742
[patent_doc_number] => 09928891
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-27
[patent_title] => 'Nonvolatile variable resistance memory circuit which includes magnetic tunnel junction element'
[patent_app_type] => utility
[patent_app_number] => 15/023101
[patent_app_country] => US
[patent_app_date] => 2014-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 30
[patent_no_of_words] => 6562
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 229
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15023101
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/023101 | Nonvolatile variable resistance memory circuit which includes magnetic tunnel junction element | Sep 17, 2014 | Issued |
Array
(
[id] => 11451887
[patent_doc_number] => 09575527
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-02-21
[patent_title] => 'Power delivery circuitry'
[patent_app_type] => utility
[patent_app_number] => 14/487991
[patent_app_country] => US
[patent_app_date] => 2014-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 4438
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14487991
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/487991 | Power delivery circuitry | Sep 15, 2014 | Issued |
Array
(
[id] => 9791194
[patent_doc_number] => 20150003138
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-01
[patent_title] => 'CONTENT ADDRESSABLE MEMORY SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 14/487345
[patent_app_country] => US
[patent_app_date] => 2014-09-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 5994
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14487345
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/487345 | CONTENT ADDRESSABLE MEMORY SYSTEM | Sep 15, 2014 | Abandoned |
Array
(
[id] => 11702462
[patent_doc_number] => 09692398
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-06-27
[patent_title] => 'Apparatuses and methods for voltage buffering'
[patent_app_type] => utility
[patent_app_number] => 14/417105
[patent_app_country] => US
[patent_app_date] => 2014-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2499
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14417105
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/417105 | Apparatuses and methods for voltage buffering | Aug 24, 2014 | Issued |
Array
(
[id] => 10696989
[patent_doc_number] => 20160043137
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-11
[patent_title] => 'RESISTIVE MEMORY DEVICE WITH ZERO-TRANSISTOR, ONE-RESISTOR BIT CELLS INTEGRATED WITH ONE-TRANSISTOR, ONE-RESISTOR BIT CELLS ON A DIE'
[patent_app_type] => utility
[patent_app_number] => 14/454821
[patent_app_country] => US
[patent_app_date] => 2014-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8444
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14454821
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/454821 | RESISTIVE MEMORY DEVICE WITH ZERO-TRANSISTOR, ONE-RESISTOR BIT CELLS INTEGRATED WITH ONE-TRANSISTOR, ONE-RESISTOR BIT CELLS ON A DIE | Aug 7, 2014 | Abandoned |
Array
(
[id] => 11731400
[patent_doc_number] => 20170192843
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-06
[patent_title] => 'ERROR COUNTERS ON A MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/314831
[patent_app_country] => US
[patent_app_date] => 2014-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5851
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15314831
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/314831 | Error counters on a memory device | Aug 7, 2014 | Issued |
Array
(
[id] => 10425908
[patent_doc_number] => 20150310918
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-10-29
[patent_title] => 'EPROM CELL ARRAY, METHOD OF OPERATING THE SAME, AND MEMORY DEVICE INCLUDING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/341505
[patent_app_country] => US
[patent_app_date] => 2014-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9208
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14341505
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/341505 | EPROM cell array, method of operating the same, and memory device including the same | Jul 24, 2014 | Issued |
Array
(
[id] => 9804241
[patent_doc_number] => 20150016186
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-15
[patent_title] => 'METHODS AND APPARATUSES FOR DETERMINING THRESHOLD VOLTAGE SHIFT'
[patent_app_type] => utility
[patent_app_number] => 14/335572
[patent_app_country] => US
[patent_app_date] => 2014-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5923
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14335572
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/335572 | Methods and apparatuses for determining threshold voltage shift | Jul 17, 2014 | Issued |
Array
(
[id] => 10666743
[patent_doc_number] => 20160012888
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-01-14
[patent_title] => 'ENHANCING NUCLEATION IN PHASE-CHANGE MEMORY CELLS'
[patent_app_type] => utility
[patent_app_number] => 14/328536
[patent_app_country] => US
[patent_app_date] => 2014-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 11361
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14328536
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/328536 | Enhancing nucleation in phase-change memory cells | Jul 9, 2014 | Issued |
Array
(
[id] => 10495050
[patent_doc_number] => 20150380072
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-31
[patent_title] => 'DYNAMICALLY APPLYING REFRESH OVERCHARGE VOLTAGE TO EXTEND REFRESH CYCLE TIME'
[patent_app_type] => utility
[patent_app_number] => 14/320249
[patent_app_country] => US
[patent_app_date] => 2014-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8696
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14320249
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/320249 | Dynamically applying refresh overcharge voltage to extend refresh cycle time | Jun 29, 2014 | Issued |
Array
(
[id] => 11103644
[patent_doc_number] => 20160300614
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-13
[patent_title] => 'CONTENT ADDRESSABLE MEMORY CELL AND CONTENT ADDRESSABLE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 14/392273
[patent_app_country] => US
[patent_app_date] => 2014-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 45
[patent_figures_cnt] => 45
[patent_no_of_words] => 30066
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14392273
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/392273 | Content addressable memory cell and content addressable memory | Jun 16, 2014 | Issued |
Array
(
[id] => 10479169
[patent_doc_number] => 20150364186
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-17
[patent_title] => 'RRAM MEMORY DEVICE AND METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/303283
[patent_app_country] => US
[patent_app_date] => 2014-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3521
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14303283
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/303283 | RRAM memory device and method thereof | Jun 11, 2014 | Issued |
Array
(
[id] => 9733356
[patent_doc_number] => 20140269066
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'METHODS FOR EXTENDING THE EFFECTIVE VOLTAGE WINDOW OF A MEMORY CELL'
[patent_app_type] => utility
[patent_app_number] => 14/289763
[patent_app_country] => US
[patent_app_date] => 2014-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 14806
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14289763
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/289763 | Methods for extending the effective voltage window of a memory cell | May 28, 2014 | Issued |
Array
(
[id] => 10463608
[patent_doc_number] => 20150348623
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-03
[patent_title] => 'APPARATUSES AND METHODS FOR DETECTING WRITE COMPLETION FOR RESISTIVE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 14/290623
[patent_app_country] => US
[patent_app_date] => 2014-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 9552
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14290623
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/290623 | Apparatuses and methods for detecting write completion for resistive memory | May 28, 2014 | Issued |
Array
(
[id] => 11227303
[patent_doc_number] => 09455029
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-09-27
[patent_title] => 'Threshold voltage analysis'
[patent_app_type] => utility
[patent_app_number] => 14/285848
[patent_app_country] => US
[patent_app_date] => 2014-05-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 13620
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14285848
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/285848 | Threshold voltage analysis | May 22, 2014 | Issued |
Array
(
[id] => 10455083
[patent_doc_number] => 20150340098
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-26
[patent_title] => 'METHODS, CIRCUITS, DEVICES AND SYSTEMS FOR SENSING AN NVM CELL'
[patent_app_type] => utility
[patent_app_number] => 14/284632
[patent_app_country] => US
[patent_app_date] => 2014-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8233
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14284632
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/284632 | Methods, circuits, devices and systems for sensing an NVM cell | May 21, 2014 | Issued |
Array
(
[id] => 10066493
[patent_doc_number] => 09105349
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-08-11
[patent_title] => 'Adaptive operation of three dimensional memory'
[patent_app_type] => utility
[patent_app_number] => 14/281404
[patent_app_country] => US
[patent_app_date] => 2014-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 20
[patent_no_of_words] => 10992
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 270
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14281404
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/281404 | Adaptive operation of three dimensional memory | May 18, 2014 | Issued |
Array
(
[id] => 10447741
[patent_doc_number] => 20150332755
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-11-19
[patent_title] => 'MEMORY CELL HAVING BUILT-IN READ AND WRITE ASSIST'
[patent_app_type] => utility
[patent_app_number] => 14/280052
[patent_app_country] => US
[patent_app_date] => 2014-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 10318
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14280052
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/280052 | Memory cell having built-in read and write assist | May 15, 2014 | Issued |
Array
(
[id] => 10131818
[patent_doc_number] => 09165659
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-10-20
[patent_title] => 'Efficient reprogramming method for tightening a threshold voltage distribution in a memory device'
[patent_app_type] => utility
[patent_app_number] => 14/272758
[patent_app_country] => US
[patent_app_date] => 2014-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 34
[patent_no_of_words] => 16204
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 401
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14272758
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/272758 | Efficient reprogramming method for tightening a threshold voltage distribution in a memory device | May 7, 2014 | Issued |