
Mohammed A. Bashar
Examiner (ID: 15502, Phone: (571)272-2908 , Office: P/2824 )
| Most Active Art Unit | 2824 |
| Art Unit(s) | 2824 |
| Total Applications | 757 |
| Issued Applications | 661 |
| Pending Applications | 87 |
| Abandoned Applications | 33 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19260676
[patent_doc_number] => 12020741
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-25
[patent_title] => Managing data refresh in semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 17/838921
[patent_app_country] => US
[patent_app_date] => 2022-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 17
[patent_no_of_words] => 14062
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17838921
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/838921 | Managing data refresh in semiconductor devices | Jun 12, 2022 | Issued |
Array
(
[id] => 19356716
[patent_doc_number] => 12057171
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-06
[patent_title] => Method of improving endurance of nor flash
[patent_app_type] => utility
[patent_app_number] => 17/834912
[patent_app_country] => US
[patent_app_date] => 2022-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1825
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17834912
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/834912 | Method of improving endurance of nor flash | Jun 6, 2022 | Issued |
Array
(
[id] => 18532998
[patent_doc_number] => 20230238073
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-27
[patent_title] => METHOD, DEVICE, AND CIRCUIT FOR HIGH-SPEED MEMORIES
[patent_app_type] => utility
[patent_app_number] => 17/834122
[patent_app_country] => US
[patent_app_date] => 2022-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6129
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17834122
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/834122 | Method, device, and circuit for high-speed memories | Jun 6, 2022 | Issued |
Array
(
[id] => 18562752
[patent_doc_number] => 11728002
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-08-15
[patent_title] => Memory device with analog measurement mode features
[patent_app_type] => utility
[patent_app_number] => 17/826423
[patent_app_country] => US
[patent_app_date] => 2022-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5794
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17826423
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/826423 | Memory device with analog measurement mode features | May 26, 2022 | Issued |
Array
(
[id] => 18812231
[patent_doc_number] => 20230386568
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => HIGH SPEED MULTI-LEVEL CELL (MLC) PROGRAMMING IN NON-VOLATILE MEMORY STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 17/825048
[patent_app_country] => US
[patent_app_date] => 2022-05-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14575
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17825048
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/825048 | High speed multi-level cell (MLC) programming in non-volatile memory structures | May 25, 2022 | Issued |
Array
(
[id] => 18488136
[patent_doc_number] => 20230215484
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-07-06
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND OPERATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/824634
[patent_app_country] => US
[patent_app_date] => 2022-05-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10965
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17824634
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/824634 | Semiconductor memory device and operating method thereof | May 24, 2022 | Issued |
Array
(
[id] => 18874456
[patent_doc_number] => 11862277
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-02
[patent_title] => Deterioration detection device
[patent_app_type] => utility
[patent_app_number] => 17/750317
[patent_app_country] => US
[patent_app_date] => 2022-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8978
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17750317
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/750317 | Deterioration detection device | May 20, 2022 | Issued |
Array
(
[id] => 18464191
[patent_doc_number] => 11688484
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-27
[patent_title] => Debugging memory devices
[patent_app_type] => utility
[patent_app_number] => 17/748959
[patent_app_country] => US
[patent_app_date] => 2022-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 18396
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17748959
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/748959 | Debugging memory devices | May 18, 2022 | Issued |
Array
(
[id] => 19198906
[patent_doc_number] => 11996154
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-28
[patent_title] => Page buffer circuit and nonvolatile memory device including the same
[patent_app_type] => utility
[patent_app_number] => 17/745594
[patent_app_country] => US
[patent_app_date] => 2022-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 10854
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17745594
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/745594 | Page buffer circuit and nonvolatile memory device including the same | May 15, 2022 | Issued |
Array
(
[id] => 19341281
[patent_doc_number] => 12051476
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-30
[patent_title] => Testing disruptive memories
[patent_app_type] => utility
[patent_app_number] => 17/662862
[patent_app_country] => US
[patent_app_date] => 2022-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9113
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17662862
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/662862 | Testing disruptive memories | May 10, 2022 | Issued |
Array
(
[id] => 19488846
[patent_doc_number] => 12108589
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-10-01
[patent_title] => Memory device through use of semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/741914
[patent_app_country] => US
[patent_app_date] => 2022-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 38
[patent_no_of_words] => 13065
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 392
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17741914
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/741914 | Memory device through use of semiconductor device | May 10, 2022 | Issued |
Array
(
[id] => 18446893
[patent_doc_number] => 11682468
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-06-20
[patent_title] => Method and system for replacement of memory cells
[patent_app_type] => utility
[patent_app_number] => 17/740302
[patent_app_country] => US
[patent_app_date] => 2022-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6819
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17740302
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/740302 | Method and system for replacement of memory cells | May 8, 2022 | Issued |
Array
(
[id] => 18255176
[patent_doc_number] => 20230082215
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-16
[patent_title] => INTEGRATED CIRCUIT DEVICE INCLUDING AN SRAM PORTION HAVING END POWER SELECT CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 17/738306
[patent_app_country] => US
[patent_app_date] => 2022-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9146
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 304
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17738306
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/738306 | Integrated circuit device including an SRAM portion having end power select circuits | May 5, 2022 | Issued |
Array
(
[id] => 19459952
[patent_doc_number] => 12100454
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-09-24
[patent_title] => Memory device including in-tier driver circuit
[patent_app_type] => utility
[patent_app_number] => 17/734623
[patent_app_country] => US
[patent_app_date] => 2022-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 68
[patent_no_of_words] => 18717
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17734623
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/734623 | Memory device including in-tier driver circuit | May 1, 2022 | Issued |
Array
(
[id] => 18307567
[patent_doc_number] => 20230111467
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-04-13
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND METHOD OF OPERATING SEMICONDUCTOR MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/731994
[patent_app_country] => US
[patent_app_date] => 2022-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12001
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17731994
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/731994 | Semiconductor memory device and method of operating semiconductor memory device | Apr 27, 2022 | Issued |
Array
(
[id] => 18394585
[patent_doc_number] => 20230162806
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-25
[patent_title] => APPARATUS AND METHOD FOR REDUCING SIGNAL INTERFERENCE IN A SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/730917
[patent_app_country] => US
[patent_app_date] => 2022-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13971
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17730917
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/730917 | Apparatus and method for reducing signal interference in a semiconductor device | Apr 26, 2022 | Issued |
Array
(
[id] => 19567557
[patent_doc_number] => 12142334
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-12
[patent_title] => Health scan for content addressable memory
[patent_app_type] => utility
[patent_app_number] => 17/729973
[patent_app_country] => US
[patent_app_date] => 2022-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 12249
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17729973
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/729973 | Health scan for content addressable memory | Apr 25, 2022 | Issued |
Array
(
[id] => 18039740
[patent_doc_number] => 20220383957
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => NONVOLATILE MEMORY WRITING DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/728229
[patent_app_country] => US
[patent_app_date] => 2022-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9349
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 28
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17728229
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/728229 | Nonvolatile memory writing device | Apr 24, 2022 | Issued |
Array
(
[id] => 19733573
[patent_doc_number] => 12211573
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-28
[patent_title] => Burst indicator systems and methods
[patent_app_type] => utility
[patent_app_number] => 17/725025
[patent_app_country] => US
[patent_app_date] => 2022-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 16
[patent_no_of_words] => 12813
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17725025
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/725025 | Burst indicator systems and methods | Apr 19, 2022 | Issued |
Array
(
[id] => 18712532
[patent_doc_number] => 20230335165
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-19
[patent_title] => STANDBY EXIT FOR MEMORY DIE STACK
[patent_app_type] => utility
[patent_app_number] => 17/723798
[patent_app_country] => US
[patent_app_date] => 2022-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14976
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17723798
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/723798 | Standby exit for memory die stack | Apr 18, 2022 | Issued |