Mohammed Alam

Array ( [id] => 20062040 [patent_doc_number] => 20250200262 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-19 [patent_title] => Method for automatic control of simulation error in analog circuit and use thereof [patent_app_type] => utility [patent_app_number] => 18/985139 [patent_app_country] => US [patent_app_date] => 2024-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 805 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -19 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18985139 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20203332 [patent_doc_number] => 12406112 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-09-02 [patent_title] => Three-dimensional simulation and prediction method for rock collapse movement process considering dynamic fragmentation effect [patent_app_type] => utility [patent_app_number] => 18/958946 [patent_app_country] => US [patent_app_date] => 2024-11-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 0 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 586 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18958946 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19963722 [patent_doc_number] => 12333231 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2025-06-17 [patent_title] => Reconfigurable integrated circuit (IC) device and a system and method of configuring thereof [patent_app_type] => utility [patent_app_number] => 18/935622 [patent_app_country] => US [patent_app_date] => 2024-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4249 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18935622 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20051663 [patent_doc_number] => 20250189885 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-12 [patent_title] => CORRECTING RULE VIOLATIONS IN A LAYOUT [patent_app_type] => utility [patent_app_number] => 18/922351 [patent_app_country] => US [patent_app_date] => 2024-10-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 17659 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 146 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18922351 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19499488 [patent_doc_number] => 20240338506 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-10-10 [patent_title] => SYSTEM AND METHOD FOR ESL MODELING OF MACHINE LEARNING [patent_app_type] => utility [patent_app_number] => 18/745089 [patent_app_country] => US [patent_app_date] => 2024-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8206 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18745089 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19484951 [patent_doc_number] => 20240332993 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-10-03 [patent_title] => REDUCED STANDBY CURRENT IN A MULTI-BATTERY WEARABLE DEVICE [patent_app_type] => utility [patent_app_number] => 18/739108 [patent_app_country] => US [patent_app_date] => 2024-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8426 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18739108 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19493395 [patent_doc_number] => 12112111 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2024-10-08 [patent_title] => Method for analyzing static analog integrated circuit layout [patent_app_type] => utility [patent_app_number] => 18/664330 [patent_app_country] => US [patent_app_date] => 2024-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4800 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18664330 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19349853 [patent_doc_number] => 20240258817 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-08-01 [patent_title] => Battery Charge/Discharge Control Device and Battery Management Device [patent_app_type] => utility [patent_app_number] => 18/631549 [patent_app_country] => US [patent_app_date] => 2024-04-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4717 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -6 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18631549 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19369764 [patent_doc_number] => 12061849 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2024-08-13 [patent_title] => Modeling method of flicker noise of small-sized semiconductor device [patent_app_type] => utility [patent_app_number] => 18/617419 [patent_app_country] => US [patent_app_date] => 2024-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 3658 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18617419 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19347792 [patent_doc_number] => 20240256756 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-08-01 [patent_title] => SEMICONDUCTOR DEVICE FOR REGULATING INTEGRATED CIRCUIT TIMING AND POWER CONSUMPTION [patent_app_type] => utility [patent_app_number] => 18/608178 [patent_app_country] => US [patent_app_date] => 2024-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 11863 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18608178 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19284219 [patent_doc_number] => 20240220695 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-07-04 [patent_title] => METHODS FOR MODELING OF A DESIGN IN RETICLE ENHANCEMENT TECHNOLOGY [patent_app_type] => utility [patent_app_number] => 18/606783 [patent_app_country] => US [patent_app_date] => 2024-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 21761 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -11 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18606783 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19204720 [patent_doc_number] => 20240176619 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-05-30 [patent_title] => FPGA Specialist Processing Block for Machine Learning [patent_app_type] => utility [patent_app_number] => 18/435993 [patent_app_country] => US [patent_app_date] => 2024-02-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 17558 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18435993 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19174854 [patent_doc_number] => 20240160828 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-05-16 [patent_title] => INTEGRATED CIRCUIT LAYOUT GENERATION METHOD [patent_app_type] => utility [patent_app_number] => 18/421644 [patent_app_country] => US [patent_app_date] => 2024-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 14142 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18421644 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19334630 [patent_doc_number] => 20240249060 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-07-25 [patent_title] => METHOD FOR PLACING SEMICONDUCTOR DEVICES IN CONSIDERATION OF DISTANCE INFORMATION FROM MACRO DEVICE [patent_app_type] => utility [patent_app_number] => 18/421757 [patent_app_country] => US [patent_app_date] => 2024-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 16496 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18421757 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19144936 [patent_doc_number] => 20240143872 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-05-02 [patent_title] => Simulation Analysis System and Method for Dioxin Concentration in Furnace of Municipal Solid Waste Incineration Process [patent_app_type] => utility [patent_app_number] => 18/407170 [patent_app_country] => US [patent_app_date] => 2024-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8204 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -6 [patent_words_short_claim] => 240 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18407170 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19935473 [patent_doc_number] => 12308683 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-05-20 [patent_title] => Integration of second-use of li-ion batteries in power generation [patent_app_type] => utility [patent_app_number] => 18/539206 [patent_app_country] => US [patent_app_date] => 2023-12-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 0 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18539206 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19036790 [patent_doc_number] => 20240086605 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-03-14 [patent_title] => SYSTEMS AND METHODS FOR INTEGRATED CIRCUIT LAYOUT [patent_app_type] => utility [patent_app_number] => 18/518167 [patent_app_country] => US [patent_app_date] => 2023-11-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 16724 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18518167 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19092958 [patent_doc_number] => 11954415 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-04-09 [patent_title] => Early warning method for safety production risk of tailings pond based on risk ranking [patent_app_type] => utility [patent_app_number] => 18/505150 [patent_app_country] => US [patent_app_date] => 2023-11-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 8106 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 997 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18505150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20216421 [patent_doc_number] => 12413078 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-09-09 [patent_title] => Power receiving apparatus, power transmitting apparatus, control method of power receiving apparatus, control method of power transmitting apparatus, and non-transitory computer-readable storage medium [patent_app_type] => utility [patent_app_number] => 18/503028 [patent_app_country] => US [patent_app_date] => 2023-11-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 18 [patent_no_of_words] => 14447 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 79 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18503028 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19413740 [patent_doc_number] => 12079560 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2024-09-03 [patent_title] => Method of PCB sectional preshrinking, device, equipment and computer-readable storage medium [patent_app_type] => utility [patent_app_number] => 18/493005 [patent_app_country] => US [patent_app_date] => 2023-10-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 6102 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 281 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18493005 [rel_patent_id] =>[rel_patent_doc_number] =>)