Array
(
[id] => 6191293
[patent_doc_number] => 20110173577
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-14
[patent_title] => 'Techniques for Pattern Process Tuning and Design Optimization for Maximizing Process-Sensitive Circuit Yields'
[patent_app_type] => utility
[patent_app_number] => 12/024390
[patent_app_country] => US
[patent_app_date] => 2008-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4456
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0173/20110173577.pdf
[firstpage_image] =>[orig_patent_app_number] => 12024390
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/024390 | Techniques for Pattern Process Tuning and Design Optimization for Maximizing Process-Sensitive Circuit Yields | Jan 31, 2008 | Abandoned |
Array
(
[id] => 8810429
[patent_doc_number] => 08448096
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-05-21
[patent_title] => 'Method and system for parallel processing of IC design layouts'
[patent_app_type] => utility
[patent_app_number] => 11/479600
[patent_app_country] => US
[patent_app_date] => 2006-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 11244
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 321
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 11479600
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/479600 | Method and system for parallel processing of IC design layouts | Jun 29, 2006 | Issued |