Mohammed S Haque
Examiner (ID: 15293)
Most Active Art Unit | 2186 |
Art Unit(s) | 2186 |
Total Applications | 6 |
Issued Applications | 4 |
Pending Applications | 0 |
Abandoned Applications | 2 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 16433084
[patent_doc_number] => 10833183
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-10
[patent_title] => Interlayer ballistic transport semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 16/177877
[patent_app_country] => US
[patent_app_date] => 2018-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 2493
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16177877
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/177877 | Interlayer ballistic transport semiconductor devices | Oct 31, 2018 | Issued |
Array
(
[id] => 15873427
[patent_doc_number] => 20200144117
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => Method Of Forming Self-Aligned Via
[patent_app_type] => utility
[patent_app_number] => 16/177883
[patent_app_country] => US
[patent_app_date] => 2018-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11316
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16177883
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/177883 | Method of forming self-aligned via | Oct 31, 2018 | Issued |
Array
(
[id] => 15873405
[patent_doc_number] => 20200144106
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-07
[patent_title] => INTERCONNECT STRUCTURE HAVING REDUCED RESISTANCE VARIATION AND METHOD OF FORMING SAME
[patent_app_type] => utility
[patent_app_number] => 16/177854
[patent_app_country] => US
[patent_app_date] => 2018-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3828
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16177854
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/177854 | Interconnect structure having reduced resistance variation and method of forming same | Oct 31, 2018 | Issued |
Array
(
[id] => 15840705
[patent_doc_number] => 20200135635
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-30
[patent_title] => INTEGRATION OF ARTIFICIAL INTELLIGENCE DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/176355
[patent_app_country] => US
[patent_app_date] => 2018-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7456
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16176355
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/176355 | Integration of artificial intelligence devices | Oct 30, 2018 | Issued |
Array
(
[id] => 14238701
[patent_doc_number] => 20190131523
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-02
[patent_title] => RESISTIVE RANDOM ACCESS MEMORY DEVICE FOR 3D STACK AND MEMORY ARRAY USING THE SAME AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/174493
[patent_app_country] => US
[patent_app_date] => 2018-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4888
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16174493
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/174493 | Resistive random access memory device for 3D stack and memory array using the same and fabrication method thereof | Oct 29, 2018 | Issued |
Array
(
[id] => 14238701
[patent_doc_number] => 20190131523
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-02
[patent_title] => RESISTIVE RANDOM ACCESS MEMORY DEVICE FOR 3D STACK AND MEMORY ARRAY USING THE SAME AND FABRICATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/174493
[patent_app_country] => US
[patent_app_date] => 2018-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4888
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16174493
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/174493 | Resistive random access memory device for 3D stack and memory array using the same and fabrication method thereof | Oct 29, 2018 | Issued |
Array
(
[id] => 16276645
[patent_doc_number] => 10759659
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-01
[patent_title] => Stress isolation platform for MEMS devices
[patent_app_type] => utility
[patent_app_number] => 16/160965
[patent_app_country] => US
[patent_app_date] => 2018-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 53
[patent_no_of_words] => 11462
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16160965
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/160965 | Stress isolation platform for MEMS devices | Oct 14, 2018 | Issued |
Array
(
[id] => 17374074
[patent_doc_number] => 20220029126
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-27
[patent_title] => DISPLAY DEVICE, AND METHOD FOR MANUFACTURING DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/276700
[patent_app_country] => US
[patent_app_date] => 2018-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10065
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17276700
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/276700 | Display device, and method for manufacturing display device | Sep 26, 2018 | Issued |
Array
(
[id] => 17397196
[patent_doc_number] => 11246230
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-08
[patent_title] => Configurable smart object system with methods of making modules and contactors
[patent_app_type] => utility
[patent_app_number] => 16/143055
[patent_app_country] => US
[patent_app_date] => 2018-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 11435
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16143055
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/143055 | Configurable smart object system with methods of making modules and contactors | Sep 25, 2018 | Issued |
Array
(
[id] => 13878937
[patent_doc_number] => 20190035809
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-31
[patent_title] => VERTICAL-TYPE SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/139285
[patent_app_country] => US
[patent_app_date] => 2018-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13874
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16139285
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/139285 | VERTICAL-TYPE SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING THE SAME | Sep 23, 2018 | Abandoned |
Array
(
[id] => 17174527
[patent_doc_number] => 20210328198
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => LIGHT-EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/273288
[patent_app_country] => US
[patent_app_date] => 2018-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6129
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17273288
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/273288 | LIGHT-EMITTING DEVICE | Sep 10, 2018 | Pending |
Array
(
[id] => 16247722
[patent_doc_number] => 10747074
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-18
[patent_title] => Chip on film package and display apparatus having the same
[patent_app_type] => utility
[patent_app_number] => 16/042401
[patent_app_country] => US
[patent_app_date] => 2018-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3905
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16042401
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/042401 | Chip on film package and display apparatus having the same | Jul 22, 2018 | Issued |
Array
(
[id] => 16148199
[patent_doc_number] => 10707176
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-07-07
[patent_title] => Method of manufacturing semiconductor package
[patent_app_type] => utility
[patent_app_number] => 15/988903
[patent_app_country] => US
[patent_app_date] => 2018-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 24
[patent_no_of_words] => 10072
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15988903
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/988903 | Method of manufacturing semiconductor package | May 23, 2018 | Issued |
Array
(
[id] => 13420089
[patent_doc_number] => 20180261587
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-13
[patent_title] => Contoured Package-on-Package Joint
[patent_app_type] => utility
[patent_app_number] => 15/980131
[patent_app_country] => US
[patent_app_date] => 2018-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4119
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15980131
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/980131 | Contoured package-on-package joint | May 14, 2018 | Issued |
Array
(
[id] => 13435329
[patent_doc_number] => 20180269207
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-20
[patent_title] => Semiconductor Structure and Manufacturing Method Thereof
[patent_app_type] => utility
[patent_app_number] => 15/978589
[patent_app_country] => US
[patent_app_date] => 2018-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7051
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15978589
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/978589 | Semiconductor structure and manufacturing method thereof | May 13, 2018 | Issued |
Array
(
[id] => 17310594
[patent_doc_number] => 11211722
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-12-28
[patent_title] => Superconductor interconnect system
[patent_app_type] => utility
[patent_app_number] => 15/915976
[patent_app_country] => US
[patent_app_date] => 2018-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 6085
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15915976
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/915976 | Superconductor interconnect system | Mar 7, 2018 | Issued |
Array
(
[id] => 12917818
[patent_doc_number] => 20180197782
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-12
[patent_title] => Fin Spacer Protected Source and Drain Regions in FinFETs
[patent_app_type] => utility
[patent_app_number] => 15/911488
[patent_app_country] => US
[patent_app_date] => 2018-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4227
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15911488
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/911488 | Fin spacer protected source and drain regions in FinFETs | Mar 4, 2018 | Issued |
Array
(
[id] => 12801601
[patent_doc_number] => 20180159037
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-07
[patent_title] => 3D PRINTED ACTIVE ELECTRONIC MATERIALS AND DEVICES
[patent_app_type] => utility
[patent_app_number] => 15/888616
[patent_app_country] => US
[patent_app_date] => 2018-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6598
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15888616
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/888616 | 3D printed active electronic materials and devices | Feb 4, 2018 | Issued |
Array
(
[id] => 15775647
[patent_doc_number] => 20200118841
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-16
[patent_title] => TEMPORARY PROTECTIVE FILM FOR SEMICONDUCTOR SEALING MOLDING
[patent_app_type] => utility
[patent_app_number] => 16/612106
[patent_app_country] => US
[patent_app_date] => 2018-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9703
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16612106
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/612106 | Temporary protective film for semiconductor sealing molding | Jan 24, 2018 | Issued |
Array
(
[id] => 16536884
[patent_doc_number] => 10879501
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-29
[patent_title] => Method for manufacturing organic EL display panel, and ink drying device
[patent_app_type] => utility
[patent_app_number] => 16/476263
[patent_app_country] => US
[patent_app_date] => 2018-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 34
[patent_no_of_words] => 19550
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 296
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16476263
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/476263 | Method for manufacturing organic EL display panel, and ink drying device | Jan 9, 2018 | Issued |