Mohammed S Haque
Examiner (ID: 15293)
Most Active Art Unit | 2186 |
Art Unit(s) | 2186 |
Total Applications | 6 |
Issued Applications | 4 |
Pending Applications | 0 |
Abandoned Applications | 2 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 16464071
[patent_doc_number] => 10847431
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-24
[patent_title] => Ion implantation methods and structures thereof
[patent_app_type] => utility
[patent_app_number] => 15/865012
[patent_app_country] => US
[patent_app_date] => 2018-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7959
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15865012
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/865012 | Ion implantation methods and structures thereof | Jan 7, 2018 | Issued |
Array
(
[id] => 16372479
[patent_doc_number] => 10804245
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-13
[patent_title] => Semiconductor structure and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/863744
[patent_app_country] => US
[patent_app_date] => 2018-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 19
[patent_no_of_words] => 8269
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15863744
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/863744 | Semiconductor structure and manufacturing method thereof | Jan 4, 2018 | Issued |
Array
(
[id] => 16286211
[patent_doc_number] => 20200279813
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-03
[patent_title] => MICROELECTRONIC ASSEMBLIES
[patent_app_type] => utility
[patent_app_number] => 16/649950
[patent_app_country] => US
[patent_app_date] => 2017-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18286
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16649950
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/649950 | Microelectronic assemblies | Dec 28, 2017 | Issued |
Array
(
[id] => 12648069
[patent_doc_number] => 20180107854
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-19
[patent_title] => INTEGRATED PIEZOELECTRIC MICROELECTROMECHANICAL ULTRASOUND TRANSDUCER (PMUT) ON INTEGRATED CIRCUIT (IC) FOR FINGERPRINT SENSING
[patent_app_type] => utility
[patent_app_number] => 15/853396
[patent_app_country] => US
[patent_app_date] => 2017-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19261
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -27
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15853396
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/853396 | Integrated piezoelectric microelectromechanical ultrasound transducer (PMUT) on integrated circuit (IC) for fingerprint sensing | Dec 21, 2017 | Issued |
Array
(
[id] => 13819069
[patent_doc_number] => 10186307
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-22
[patent_title] => Electronic device including a semiconductor memory
[patent_app_type] => utility
[patent_app_number] => 15/823437
[patent_app_country] => US
[patent_app_date] => 2017-11-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 19
[patent_no_of_words] => 14850
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15823437
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/823437 | Electronic device including a semiconductor memory | Nov 26, 2017 | Issued |
Array
(
[id] => 12802396
[patent_doc_number] => 20180159302
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-07
[patent_title] => MANUFACTURABLE RGB LASER DIODE SOURCE
[patent_app_type] => utility
[patent_app_number] => 15/820160
[patent_app_country] => US
[patent_app_date] => 2017-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 45848
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15820160
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/820160 | Manufacturable RGB laser diode source | Nov 20, 2017 | Issued |
Array
(
[id] => 17332499
[patent_doc_number] => 11222967
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-11
[patent_title] => Heterojunction transistor with vertical structure
[patent_app_type] => utility
[patent_app_number] => 16/464190
[patent_app_country] => US
[patent_app_date] => 2017-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 5864
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16464190
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/464190 | Heterojunction transistor with vertical structure | Nov 13, 2017 | Issued |
Array
(
[id] => 12823687
[patent_doc_number] => 20180166401
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-14
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/809697
[patent_app_country] => US
[patent_app_date] => 2017-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9468
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15809697
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/809697 | Semiconductor device | Nov 9, 2017 | Issued |
Array
(
[id] => 12717292
[patent_doc_number] => 20180130930
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-10
[patent_title] => SEMICONDUCTOR LIGHT EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/800495
[patent_app_country] => US
[patent_app_date] => 2017-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8703
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15800495
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/800495 | Semiconductor light emitting device | Oct 31, 2017 | Issued |
Array
(
[id] => 15922465
[patent_doc_number] => 10658482
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-05-19
[patent_title] => Plate design to decrease noise in semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 15/800474
[patent_app_country] => US
[patent_app_date] => 2017-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 67
[patent_no_of_words] => 10448
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15800474
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/800474 | Plate design to decrease noise in semiconductor devices | Oct 31, 2017 | Issued |
Array
(
[id] => 17381241
[patent_doc_number] => 11239274
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-01
[patent_title] => Image sensor for high photoelectric conversion efficiency and low dark current
[patent_app_type] => utility
[patent_app_number] => 15/800229
[patent_app_country] => US
[patent_app_date] => 2017-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 18
[patent_no_of_words] => 9551
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15800229
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/800229 | Image sensor for high photoelectric conversion efficiency and low dark current | Oct 31, 2017 | Issued |
Array
(
[id] => 15388963
[patent_doc_number] => 10535680
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-01-14
[patent_title] => Integrated circuit structure and method with hybrid orientation for FinFET
[patent_app_type] => utility
[patent_app_number] => 15/800390
[patent_app_country] => US
[patent_app_date] => 2017-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 16
[patent_no_of_words] => 6781
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15800390
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/800390 | Integrated circuit structure and method with hybrid orientation for FinFET | Oct 31, 2017 | Issued |
Array
(
[id] => 16339305
[patent_doc_number] => 10790274
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-29
[patent_title] => SCRs with checker board layouts
[patent_app_type] => utility
[patent_app_number] => 15/787992
[patent_app_country] => US
[patent_app_date] => 2017-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 15
[patent_no_of_words] => 3436
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15787992
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/787992 | SCRs with checker board layouts | Oct 18, 2017 | Issued |
Array
(
[id] => 18073914
[patent_doc_number] => 11532757
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-20
[patent_title] => Deposition of charge trapping layers
[patent_app_type] => utility
[patent_app_number] => 15/726959
[patent_app_country] => US
[patent_app_date] => 2017-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5305
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 380
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15726959
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/726959 | Deposition of charge trapping layers | Oct 5, 2017 | Issued |
Array
(
[id] => 13977055
[patent_doc_number] => 10217897
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-02-26
[patent_title] => Aluminum nitride-aluminum oxide layers for enhancing the efficiency of group III-nitride light-emitting devices
[patent_app_type] => utility
[patent_app_number] => 15/726941
[patent_app_country] => US
[patent_app_date] => 2017-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 31
[patent_no_of_words] => 6419
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15726941
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/726941 | Aluminum nitride-aluminum oxide layers for enhancing the efficiency of group III-nitride light-emitting devices | Oct 5, 2017 | Issued |
Array
(
[id] => 12717040
[patent_doc_number] => 20180130846
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-10
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/726602
[patent_app_country] => US
[patent_app_date] => 2017-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4509
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15726602
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/726602 | Semiconductor device | Oct 5, 2017 | Issued |
Array
(
[id] => 14158439
[patent_doc_number] => 20190106322
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-11
[patent_title] => LOW COST, LOW PROFILE, CERAMIC BUTTON SENSOR PACKAGING
[patent_app_type] => utility
[patent_app_number] => 15/727342
[patent_app_country] => US
[patent_app_date] => 2017-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4229
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15727342
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/727342 | LOW COST, LOW PROFILE, CERAMIC BUTTON SENSOR PACKAGING | Oct 5, 2017 | Abandoned |
Array
(
[id] => 12354966
[patent_doc_number] => 09953834
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-04-24
[patent_title] => Method of making self-aligned continuity cuts in mandrel and non-mandrel metal lines
[patent_app_type] => utility
[patent_app_number] => 15/723232
[patent_app_country] => US
[patent_app_date] => 2017-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 55
[patent_no_of_words] => 7096
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15723232
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/723232 | Method of making self-aligned continuity cuts in mandrel and non-mandrel metal lines | Oct 2, 2017 | Issued |
Array
(
[id] => 14138205
[patent_doc_number] => 20190103492
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-04
[patent_title] => METHOD FOR FABRICATING SEMICONDUCTOR DEVICE INVOLVING FORMING EPITAXIAL MATERIAL
[patent_app_type] => utility
[patent_app_number] => 15/722801
[patent_app_country] => US
[patent_app_date] => 2017-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3191
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15722801
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/722801 | METHOD FOR FABRICATING SEMICONDUCTOR DEVICE INVOLVING FORMING EPITAXIAL MATERIAL | Oct 1, 2017 | Abandoned |
Array
(
[id] => 17700170
[patent_doc_number] => 11373903
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-28
[patent_title] => Doped selective metal caps to improve copper electromigration with ruthenium liner
[patent_app_type] => utility
[patent_app_number] => 15/722639
[patent_app_country] => US
[patent_app_date] => 2017-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 4567
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15722639
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/722639 | Doped selective metal caps to improve copper electromigration with ruthenium liner | Oct 1, 2017 | Issued |